Dual-regulator dual-decoding-trimmer DRAM voltage limiter for burn-in test
暂无分享,去创建一个
[1] Kiyoo Itoh,et al. A 1-Mbit BiCMOS DRAM using Temperature Compensation Circuit Techniques , 1988, ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.
[2] Katsutaka Kimura,et al. A 65-ns 4-Mbit CMOS DRAM with a twisted driveline sense amplifier , 1987 .
[3] K. Itoh,et al. An experimental 1Mb DRAM with on-chip voltage limiter , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] K. Kajigaya,et al. A tunable CMOS-DRAM voltage limiter with stabilized feedback amplifier , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.
[5] Soo-In Cho,et al. An experimental 16-Mbit DRAM with reduced peak-current noise , 1989 .
[6] T. Ohsawa,et al. A new on-chip converter for submicrometer high-density DRAMs , 1987 .
[7] S. Watanabe,et al. A 45 ns 16 Mb DRAM with triple-well structure , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[8] R.A. Blauschild,et al. A new NMOS temperature-stable voltage reference , 1978, IEEE Journal of Solid-State Circuits.
[9] Kiyoo Itoh,et al. Dual-operating-voltage scheme for a single 5-V 16-Mbit DRAM , 1988 .
[10] Masahide Takada,et al. A 4-Mbit DRAM with half-internal-voltage bit-line precharge , 1986 .