Impact of FinFET technology for power gating in nano-scale design
暂无分享,去创建一个
[1] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[2] E.J. Nowak,et al. Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.
[3] Ching-Te Chuang,et al. Novel High-Density Data-Retention Power Gating Structure Using a Four-Terminal Double-Gate Device , 2006, 2006 International Symposium on VLSI Design, Automation and Test.
[4] T. Numata,et al. Short-Channel Performance Improvement by Raised Source/Drain Extensions With Thin Spacers in Trigate Silicon Nanowire MOSFETs , 2011, IEEE Electron Device Letters.
[5] T. Sakurai. Low power digital circuit design , 2004, Proceedings of the 30th European Solid-State Circuits Conference.
[6] Mark Bohr,et al. The new era of scaling in an SoC world , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[7] Keunwoo Kim,et al. Double-gate CMOS: symmetrical- versus asymmetrical-gate devices , 2001 .