Development of a RF large signal MOSFET model, based on an equivalent circuit, and comparison with the BSIM3v3 compact model

The improved RF performance of silicon-based technologies over the years and their potential use in telecommunication applications has increased the research in RF modelling of MOS transistors. Especially for analog circuits, accurate RF small signal and large signal transistor models are required. In this paper, we propose an accurate, non-quasi-static, large signal (i.e., nonlinear) RF MOSFET model. Our model consists of a current source and a charge source at the drain terminal and a charge source at the gate terminal. The sources' magnitudes are calculated from the gate-bias and drain-bias dependent elements of the MOSFET equivalent circuit. The MOSFET equivalent circuit elements on itself are extracted from S-parameters at all gate voltages and drain voltages that occur in large signal operation. The accuracy of the equivalent circuit based model is validated by large signal RF measurements using a nonlinear network measurement system. Large signal modelling results using the BSIM3v3 compact model are also presented. Both the equivalent circuit based model and the BSIM3v3 model meet the requirements to describe accurately the RF large signal behaviour of MOS transistors.

[1]  S. H. Jen,et al.  Accurate modeling and parameter extraction for MOS transistors valid up to 10 GHz , 1999 .

[2]  Dominique Schreurs,et al.  S‐parameter measurement based quasistatic large‐signal cold HEMT model for resistive mixer design , 1996 .

[3]  Mansun Chan,et al.  A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation , 1997 .

[4]  Dominique Schreurs,et al.  Evaluation of non-linear modelling techniques for MOSFETs based on vectorial large-signal measurements , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[5]  E. Vandamme,et al.  Improved three-step de-embedding method to accurately account for the influence of pad parasitics in silicon on-wafer RF test-structures , 2001 .

[6]  K. S. Kundert.  Introduction to RF simulation and its application , 1999 .

[7]  H. Zirath,et al.  An Empirical High-Frequency Large-Signal Model for High-Voltage LDMOS Transistors , 1998, 1998 28th European Microwave Conference.

[8]  H. Cho,et al.  A three-step method for the de-embedding of high-frequency S-parameter measurements , 1991 .

[9]  R.R.J. Vanoppen,et al.  The high-frequency analogue performance of MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[10]  Dominique Schreurs,et al.  Consistent small-signal and large-signal extraction techniques for heterojunction FET's , 1995 .

[11]  M. Van Rossum,et al.  Direct Extraction of the Non-Linear Model for Two-Port Devices from Vectorial Non-Linear Network Analyzer Measurements , 1997, 1997 27th European Microwave Conference.

[12]  G. Dambrine,et al.  A new method for determining the FET small-signal equivalent circuit , 1988 .

[13]  J. Ackermann,et al.  Analysis and Design , 1993 .

[14]  E. P. Vandamme,et al.  Critical discussion on unified 1/f noise models for MOSFETs , 2000 .

[15]  G. Gonzalez.  Microwave Transistor Amplifiers: Analysis and Design , 1984 .

[16]  M. Shahram.  Calibrating simulation tools for nanometer designs , 1999, IEEE Spectrum.

[17]  Emmanuel Augendre,et al.  Elevated source/drain by sacrificial selective epitaxy for high performance deep submicron CMOS: Process window versus complexity , 2000 .

[18]  G. Wise.  Edison: A Life Of Invention [Book Review] , 1999, IEEE Spectrum.

[19]  R. Gharpurey,et al.  RF MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[20]  Tughrul Arslan,et al.  IEEE International Symposium on Circuits and Systems (ISCAS 2000) , 2000 .