Area Optimization Based on Graphs of Outputs

A technology-dependent optimization for PAL-based devices based on the analysis of a graph of outputs is proposed. This approach is oriented to area optimization of a combinational block of FSM. The essence of optimization is the process of searching for appropriate multi-output implicants that can be shared by several functions. The presented approach uses an original method for illustrating a minimized form of a multi-output Boolean function. The result of multi-output minimization is represented by a graph of outputs. This graph describes groups of multiple-output implicants, which can be implemented by shared PAL-based cells.

[1]  A E A Almaini,et al.  Optimisation of Reed-Muller PLA implementations , 2002 .

[2]  Jason Helge Anderson,et al.  Technology mapping for large complex PLDs , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[3]  Dariusz Kania.  A technology mapping algorithm for PAL-based devices using multi-output function graphs , 2000, Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future.

[4]  Seiyang Yang,et al.  PLADE: a two-stage PLA decomposition , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Dariusz Kania.  6 Efficient Technology Mapping Method for PAL-Based Devices , 2011 .

[6]  Kenneth Yan.  Practical logic synthesis for CPLDs and FPGAs with PLA-style logic blocks , 2001, ASP-DAC '01.

[7]  Alexander Barkalov,et al.  Design of Digital Systems and Devices , 2014 .

[8]  Martin Bolton.  Digital systems design with programmable logic , 1990, Electronic systems engineering series.

[9]  TingTing Hwang,et al.  A technology mapping algorithm for CPLD architectures , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[10]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[11]  David Harrison,et al.  A fast partitioning method for PLA-based FPGAs , 1992, IEEE Design & Test of Computers.