A Review of Low-Power VLSI Technology Developments

Ever since the invention of integrated circuits, there has been a continuous demand for high-performance, low-power, and low-area/low-cost diversified applications from a variety of consumers. This demand has been pushing the fabrication process beyond ultra-deep, sub-micron technologies such as, 32, 22, 14 nm, and so on. In this chapter, various technological aspects for low-power applications are reviewed in detail, along with the evolution of new technology, bearing in mind the PPA (power, performance, and area). Some basic reviews of components of power consumption in CMOS are also given.

[1]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[2]  Sorin Cristoloveanu.  Architecture of SOI transistors: what's next? , 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125).

[3]  A. Saxena,et al.  SILICON ON INSULATOR TECHNOLOGY REVIEW , 2011 .

[4]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[5]  S. Hamdioui,et al.  Why is CMOS scaling coming to an END? , 2008, 2008 3rd International Design and Test Workshop.

[6]  Matthias Bucher,et al.  Improved analytical modeling of polysilicon depletion in MOSFETs for circuit simulation , 2000 .

[7]  Akira Matsuzawa,et al.  Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications , 2006 .

[8]  T. Chan,et al.  Subbreakdown drain leakage current in MOSFET , 1987, IEEE Electron Device Letters.

[9]  Vishwani D. Agrawal,et al.  Ultra Low Energy CMOS Logic Using Below-Threshold Dual-Voltage Supply , 2011, J. Low Power Electron..