Configuring algorithm for reconfigurable Network-on-Chip architecture

With the challenge that a larger number of cores will be integrated on one single chip, Network-on-Chip (NoC) has been the popular solution gradually. And recently, researchers have focused on improving the performance of NoC to achieve well-performed chips. In this paper, we will propose a configuring algorithm based on one reconfigurable NoC architecture to design application-specific NoC. The reconfigurable NoC architecture decreases the design complexity and makes NoC design more flexible comparing to the topology-generation-floorplanning scheme and mapping scheme respectively. Besides, our configuring algorithm aims at optimized networks with better performance. For one specific application, we can choose the reconfigurable NoC architecture with suitable size and configure it according to the communication relationship to make sure that the final network is optimized. A cycle-accurate simulator is used to carry out simulations for three networks designed by our scheme and two other methods for the same application under the same environment. The results turn out that our network performs better.

[1]  Marcello Coppola,et al.  Application-Specific Topology Design Customization for STNoC , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[2]  Luca Benini,et al.  Packetized on-chip interconnect communication analysis for MPSoC , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Gul N. Khan,et al.  Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Jenhui Chen,et al.  A new multichannel access protocol for IEEE 802.11 ad hoc wireless LANs , 2003, 14th IEEE Proceedings on Personal, Indoor and Mobile Radio Communications, 2003. PIMRC 2003..

[5]  Stanislaw Deniziak,et al.  Contention-avoiding custom topology generation for network-on-chip , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[6]  Sri Parameswaran,et al.  NoCOUT : NoC topology generation with mixed packet-switched and point-to-point networks , 2008, 2008 Asia and South Pacific Design Automation Conference.

[7]  M. Coppola,et al.  Spidergon: a novel on-chip communication network , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[8]  Ahmad Khademzadeh,et al.  Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip , 2009, IEICE Electron. Express.

[9]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[10]  Ahmad Khademzadeh,et al.  Chain-Mapping for mesh based Network-on-Chip architecture , 2009, IEICE Electron. Express.

[11]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[12]  Vijay Laxmi,et al.  Genetic algorithm based topology generation for application specific Network-on-Chip , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.