Efficient Hybrid Encryption System Based on Block Cipher and Chaos Generator

In recent years, more and more multimedia data are generated and transmitted in various fields. So, many encryption methods for multimedia content have been put forward to satisfy various applications. However, there are still some open issues. Each encryption method has its advantages and drawbacks. Our main goal is expected to provide a solution for multimedia encryption which satisfies the target application constraints and performs metrics of the encryption algorithm. The Advanced Encryption Standard (AES) is the most popular algorithm used in symmetric key cryptography. Furthermore, chaotic encryption is a new research direction of cryptography which is characterized by high initial-value sensitivity and good randomness. In this paper we propose a hybrid video cryptosystem which combines two encryption techniques. The proposed cryptosystem realizes the video encryption through the chaos and AES in CTR mode. Experimental results and security analysis demonstrate that this cryptosystem is highly efficient and a robust system for video encryption.

[1]  A. Kanso,et al.  A novel image encryption algorithm based on a 3D chaotic map , 2012 .

[2]  Adam J. Slagell.  Known-Plaintext Attack Against a Permutation Based Video , 2004, IACR Cryptol. ePrint Arch..

[3]  Christof Paar,et al.  Reconfigurable computing for symmetric-key algorithms , 2002 .

[4]  W. Tang,et al.  A fast image encryption system based on chaotic maps with finite precision representation , 2007 .

[5]  Tao Xiang,et al.  Perceptual Visual Security Index Based on Edge and Texture Similarities , 2016, IEEE Transactions on Information Forensics and Security.

[6]  Yi-Cheng Chen,et al.  The AES application in image using different operation modes , 2010, 2010 5th IEEE Conference on Industrial Electronics and Applications.

[7]  Xiaofeng Liao,et al.  Selective encryption for gray images based on chaos and DNA complementary rules , 2014, Multimedia Tools and Applications.

[8]  A. Akhavan,et al.  A novel algorithm for image encryption based on mixture of chaotic maps , 2008 .

[9]  Jianguo Jiang,et al.  Multimedia Security: A Survey of Chaos-Based Encryption Technology , 2012 .

[10]  Li Zhuo,et al.  An efficient video encryption scheme in compressed domain for H.264/AVC , 2013, 2013 15th International Conference on Advanced Communications Technology (ICACT).

[11]  Ahmed A. Abd El-Latif,et al.  A chaotic block cipher algorithm for image cryptosystems , 2010 .

[12]  Rached Tourki,et al.  Using Xilinx System Generator for Real Time Hardware Co-simulation of Video Processing System , 2010 .

[13]  X. Liao,et al.  An image encryption approach based on chaotic maps , 2005 .

[14]  Arvind D. Shaligram,et al.  FPGA implementation for real time encryption engine for real time video , 2010 .

[15]  Avionics,et al.  Selective Video Encryption System using AES ( Rijndael ) Algorithm for Low Cost FPGA Chip , 2013 .

[16]  Y. Daradkeh,et al.  FPGA-Based Real-Time Implementation of AES Algorithm for Video Encryption , 2014 .

[17]  Arash Reyhani-Masoleh,et al.  Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM , 2012, IEEE Transactions on Computers.

[18]  Vinod Patidar,et al.  A new substitution–diffusion based image cipher using chaotic standard and logistic maps , 2009 .

[19]  Tim Good,et al.  AES on FPGA from the Fastest to the Smallest , 2005, CHES.

[20]  A.P. Kakarountas,et al.  A high-throughput area efficient FPGA implementation of AES-128 Encryption , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[21]  Salah Aly aly.  A Light-Weight Encrypting For Real Time Video Transmission , 2003 .

[22]  Shuguo Yang,et al.  A video encryption method based on chaotic maps in DCT domain , 2008 .

[23]  Odysseas G. Koufopavlou,et al.  Architectures and VLSI Implementations of the AES-Proposal Rijndael , 2002, IEEE Trans. Computers.

[24]  C. Chui,et al.  A symmetric image encryption scheme based on 3D chaotic cat maps , 2004 .

[25]  M.W. El-Kharashi,et al.  A High-Speed, Fully-Pipelined VLSI Architecture for Real-Time AES , 2006, 2006 ITI 4th International Conference on Information & Communications Technology.

[26]  Alok N. Choudhary,et al.  Exploring Area/Delay Tradeoffs in an AES FPGA Implementation , 2004, FPL.

[27]  Dimitris Kanellopoulos,et al.  Recent Advances in Multimedia Information System Security , 2009, Informatica.

[28]  C.-C. Jay Kuo,et al.  Design of integrated multimedia compression and encryption systems , 2005, IEEE Transactions on Multimedia.

[29]  Iskender Agi,et al.  An empirical study of secure MPEG video transmissions , 1996, Proceedings of Internet Society Symposium on Network and Distributed Systems Security.

[30]  Seong-Moo Yoo,et al.  AES crypto chip utilizing high-speed parallel pipelined architecture , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[31]  Song J. Park.  Analysis of AES Hardware Implementations , 2003 .

[32]  Miguel A. Vega-Rodríguez,et al.  A new methodology to implement the AES algorithm using partial and dynamic reconfiguration , 2010, Integr..

[33]  Ingrid Verbauwhede,et al.  Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors , 2006, IEEE Transactions on Computers.

[34]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[35]  S. Agaian,et al.  NPCR and UACI Randomness Tests for Image Encryption , 2011 .

[36]  K.Sakthidasan Sankaran,et al.  A New Chaotic Algorithm for Image Encryption and Decryption of Digital Color Images , 2011 .