Implementation of On-Chip and On-Package Reactive Equalizer to Minimize Inter-symbol Interference (ISI) and Jitter from Frequency Dependent Attenuation

In this paper, on-chip and on-package reactive equalizer schemes that minimize inter-symbol interference (ISI) and jitter are proposed. The proposed reactive equalizers are designed and optimized in a frequency domain for 3 Gbps signaling on a transmission line with frequency dependent loss and parasitic capacitance. The proposed reactive equalizer was implemented using a 0.18 um CMOS process, and verification of improvements in the signal quality was performed via simulation and measurement of the time domain reflection and an eye diagram.

[1]  C. Patrick Yue,et al.  A low-power, 20-Gb/s continuous-time adaptive passive equalizer , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  W.J. Dally,et al.  Transmitter equalization for 4-Gbps signaling , 1997, IEEE Micro.

[3]  Designing a Simple, Small, Wide-band and Low-Power Equalizer for FR4 Copper Links , 2003 .

[4]  D.N. de Araujo,et al.  Transmitter and channel equalization for high-speed server interconnects , 2003, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710).

[5]  Chih-Kong Ken Yang,et al.  A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25 /spl mu/m CMOS , 2001 .

[6]  W. Ellersick,et al.  A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  Woong Hwan Ryu,et al.  Frequency domain topology optimization methodology for a double data rate (DDR) 333 Mbps synchronous DRAM data interface , 2002, Electrical Performance of Electronic Packaging,.

[8]  D. Pozar.  Microwave Engineering , 1990 .

[9]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[10]  V. Stojanovic,et al.  Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..