Predictive Modeling of Channel Potential in 3-D NAND Flash Memory

For the first time, this brief analyzes the channel potential and capacitance in channel-stack type 3-D NAND flash memory structure. In addition, the effects of geometrical parameters on 3-D NAND flash design with gate-all-around and double-gate devices are studied. The model can be incorporated into a compact circuit model for 3-D NAND flash design optimization.

[1]  Jin-Ki Kim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  B.C. Paul,et al.  Modeling and optimization of fringe capacitance of nanoscale DGMOS devices , 2005, IEEE Transactions on Electron Devices.

[3]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[4]  Myounggon Kang,et al.  Three-Dimensional nand Flash Architecture Design Based on Single-Crystalline STacked ARray , 2012, IEEE Transactions on Electron Devices.

[5]  SoYoung Kim,et al.  3-D modeling of fringing gate capacitance in gate-all-around cylindrical silicon nanowire MOSFETs , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[6]  Byung-Gook Park,et al.  Three-Dimensional NAND Flash Memory Based on Single-Crystalline Channel Stacked Array , 2013, IEEE Electron Device Letters.