Fabrication of vertically stacked single-crystalline Si nanowires using self-limiting oxidation

A simple method for fabricating vertically stacked single-crystal silicon nanowires on standard bulk silicon wafers is presented. The process uses inductively coupled plasma (ICP) etching to create silicon fins with uneven yet controllable vertical profiles. The fins are then thermally oxidized in a self-limiting process, and the narrow regions are completely consumed to create multiple nanowires vertically stacked on each other. It was found that the number of nanowires in the vertical stack depends on the number of ICP cycles. A mechanism for the formation of the nanowires is proposed and confirmed with numerical simulations.

[1]  M. J. Deen,et al.  The effect of DNA probe distribution on the reliability of label-free biosensors , 2011 .

[2]  Helmut Baumgart,et al.  Fabrication, characterization and simulation of high performance Si nanowire-based non-volatile memory cells , 2011, Nanotechnology.

[3]  M. Cuscunà,et al.  Optical reflectivity from highly disordered Si nanowire films , 2010, Nanotechnology.

[4]  Hyunjin Kim,et al.  Si nanowire metal–insulator–semiconductor photodetectors as efficient light harvesters , 2010, Nanotechnology.

[5]  Philippe M. Vereecken,et al.  Plasma-enhanced chemical vapour deposition growth of Si nanowires with low melting point metal catalysts: an effective alternative to Au-mediated growth , 2007 .

[6]  M. Jamal Deen,et al.  Study of the electrolyte-insulator-semiconductor field-effect transistor (EISFET) with applications in biosensor design , 2007, Microelectron. Reliab..

[7]  Marc Bescond,et al.  Theoretical comparison of 3C-SiC and Si nanowire FETs in ballistic and diffusive regimes , 2007 .

[8]  M. Zacharias,et al.  Retarded oxidation of Si nanowires , 2006 .

[9]  F. Danneville,et al.  Compact-Modeling Solutions For Nanoscale Double-Gate and Gate-All-Around MOSFETs , 2006, IEEE Transactions on Electron Devices.

[10]  Charles M. Lieber,et al.  Encoding Electronic Properties by Synthesis of Axial Modulation-Doped Silicon Nanowires , 2005, Science.

[11]  P.C.H. Chan,et al.  A three-dimensional stacked fin-CMOS technology for high-density ULSI circuits , 2005, IEEE Transactions on Electron Devices.

[12]  M. Nagase,et al.  X-ray diffraction measurements of internal strain in Si nanowires fabricated using a self-limiting oxidation process , 2005 .

[13]  Wei Lu,et al.  Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures , 2004, Nature.

[14]  J. Gilman,et al.  Nanotechnology , 2001 .

[15]  Dieter P. Kern,et al.  Self-limiting and pattern dependent oxidation of silicon dots fabricated on silicon-on-insulator material , 2000 .

[16]  Jeffrey Bokor,et al.  Fabrication of planar silicon nanowires on silicon-on-insulator using stress limited oxidation , 1997 .

[17]  Roger Fabian W. Pease,et al.  Self‐limiting oxidation of Si nanowires , 1993 .

[18]  A. S. Grove,et al.  General Relationship for the Thermal Oxidation of Silicon , 1965 .