A Mapping Method for Multi-Process Execution on Dynamically Reconfigurable Processors

The multi-process execution in dynamically reconfigurable processors is a technique to enhance throughput by trying to exploit more inherent parallelism of applications. In order to improve the efficiency of the multi-process execution, the paper proposes a systematic method for mapping an application modeled as a Kahn Process Network onto a dynamically reconfigurable processing array. Using real applications, the impact on the performance from different versions mapped onto the Dynamically Reconfigurable Processor (DRP) is evaluated. Evaluation results show that our proposed mapping algorithm achieves the best performance in terms of the throughput and the execution time.

[1]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[2]  Alain Glavieux,et al.  Reflections on the Prize Paper : "Near optimum error-correcting coding and decoding: turbo codes" , 1998 .

[3]  Majid Sarrafzadeh,et al.  Fast Template Placement for Reconfigurable Computing Systems , 2000, IEEE Des. Test Comput..

[4]  Dimitrios Soudris,et al.  A partitioning methodology for accelerating applications in hybrid reconfigurable platforms , 2005, Design, Automation and Test in Europe.

[5]  Jürgen Teich,et al.  Optimal FPGA module placement with temporal precedence constraints , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[6]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[7]  Takashi Nishimura,et al.  Performance and power analysis of time-multiplexed execution on dynamically reconfigurable processor , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[8]  A. Parimala,et al.  MuCCRA chips: Configurable dynamically-reconfigurable processors , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[9]  Li Jing,et al.  High-Level Synthesis Challenges and Solutions for a Dynamically Reconfigurable Processor , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[10]  Hideharu Amano,et al.  Stream applications on the dynamically reconfigurable processor , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[11]  Will Moffat,et al.  Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[12]  Ralf Niemann.  Hardware, software co-design for data flow dominated embedded systems , 1998 .

[13]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[14]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[15]  Yao-Wen Chang,et al.  Temporal floorplanning using 3D-subTCG , 2004 .

[16]  Takayuki Sugawara,et al.  Dynamically Reconfigurable Processor Implemented with IPFlex's DAPDNA Technology , 2004, IEICE Trans. Inf. Syst..

[17]  William J. Dally,et al.  Imagine: Media Processing with Streams , 2001, IEEE Micro.

[18]  Hideharu Amano,et al.  Performance and cost analysis of time-multiplexed execution on the dynamically reconfigurable processor , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).