Multiple-Valued Signed-Digit Adder Using Negative Differential-Resistance Devices

The paper describes a signed digit full adder (SDFA) circuit consisting of resonant tunneling diodes (RTDs) and metal oxide semiconductor field effect transistors (MOSFETs). The design is primarily based on a multiple valued logic literal circuit that utilizes the folded back I-V (or negative differential resistance, NDR) characteristics of RTDs to compactly implement its gated transfer function. MOS transistors are configured in current mode logic, where addition of two or more digits is achieved by superimposing the signals of individual wires being physically connected at the summing nodes. The proposed SDFA design uses redundant arithmetic representation and therefore, the circuit can perform addition of two arbitrary size binary numbers in constant time without the need for either carry propagation or carry look-ahead. The SDFA cell design has been verified through simulation by an augmented SPICE simulator that includes new homotopy based convergence routines to tackle the nonlinear device characteristics of quantum devices. From the simulation result, the SDFA cell has been found to perform addition operation in 3.5 nanoseconds, which is somewhat superior to other multivalued redundant arithmetic circuits reported in the literature. The SDFA cell requires only 13 MOS transistors and one RTD, as opposed to the state of the art CMOS redundant binary adder requiring 56 transistors, and to the conventional multivalued current mode adder consisting of 34 MOS transistors. In order to verify the simulation result, a prototype SDFA cell has been fabricated using MOSIS 2-micron CMOS process and GaAs based RTDs connected externally to the MOSFET circuit.

[1]  V. L. Rideout,et al.  GaAsGaAlAs heterojunction transistor for high frequency operation , 1972 .

[2]  H. C. Lin,et al.  Resonant tunneling diodes for multi-valued digital applications , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[3]  R. Dingle,et al.  Electron mobilities in modulation‐doped semiconductor heterojunction superlattices , 1978 .

[4]  Naoki Yokoyama,et al.  Resonant-Tunnelling Hot Electron Transistors (RHET) , 1990 .

[5]  Michitaka Kameyama,et al.  Modular design of multiple-valued arithmetic VLSI system using signed-digit number system , 1990, Proceedings of the Twentieth International Symposium on Multiple-Valued Logic.

[6]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[7]  Michitaka Kameyama,et al.  Multiple - valued programmable logic array based on a resonant - tunneling diode model , 1993 .

[8]  Michitaka Kameyama,et al.  A 32 × 32 BIT multiplier using multiple-valued MOS current-mode circuits , 1987, 1987 Symposium on VLSI Circuits.

[9]  F. Schaffler,et al.  Operating CMOS after a Si-MBE process: a precondition for future three-dimensional circuits , 1990, IEEE Electron Device Letters.

[10]  Michitaka Kameyama,et al.  Multiple-valued radix-2 signed-digit arithmetic circuits for high-performance VLSI systems , 1990 .

[11]  K. Mashiko,et al.  An 8.8-ns 54/spl times/54-bit multiplier with high speed redundant binary architecture , 1996 .

[12]  Michitaka Kameyama,et al.  Highly parallel residue arithmetic chip based on multiple-valued bidirectional current-mode logic , 1989 .

[13]  L. Esaki,et al.  Resonant tunneling in semiconductor double barriers , 1974 .

[14]  T. Mimura,et al.  A New Field-Effect Transistor with Selectively Doped GaAs/n-AlxGa1-xAs Heterojunctions , 1980 .

[15]  Takao Waho.  Resonant tunneling transistor and its application to multiple-valued logic circuits , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.

[16]  A. Seabaugh,et al.  Nine-state resonant tunneling diode memory , 1992, IEEE Electron Device Letters.

[17]  Naoki Yokoyama,et al.  Resonant-tunneling hot electron transistor (RHET) , 1988 .

[18]  H. Kroemer,et al.  Heterostructure bipolar transistors and integrated circuits , 1982, Proceedings of the IEEE.

[19]  Pinaki Mazumder,et al.  Device and circuit simulation of quantum electronic devices , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  George I. Haddad,et al.  The bound-state resonant tunneling transistor (BSRTT): Fabrication, D.C. I–V characteristics and high-frequency properties , 1990 .

[21]  J.-F. Luy,et al.  Si/SiGe resonant tunnelling devices separated by surrounding polysilicon , 1989 .

[22]  A. Avizeinis,et al.  Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .

[23]  N. Funabiki.  Dynamic Hysteresis of the RTD Folding Circuit and its Limitation on the A/D Converter , 1992 .

[24]  Lutz J. Micheel,et al.  Interband RTDs with nanoelectronic HBT-LED structures for multiple-valued computation , 1996, Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96).

[25]  Kenneth C. Smith.  The Prospects for Multivalued Logic: A Technology and Applications View , 1981, IEEE Transactions on Computers.

[26]  A. Seabaugh,et al.  Co-integration of resonant tunneling and double heterojunction bipolar transistors on InP , 1993, IEEE Electron Device Letters.

[27]  C. Chun,et al.  Thin film pseudomorphic AlAs/In/sub 0.53/Ga/sub 0.47/As/InAs resonant tunnelling diodes integrated onto Si substrates , 1996, IEEE Electron Device Letters.