论文信息 - Programmable CMOS analog function synthesis

Programmable CMOS analog function synthesis

The design and implementation in CMOS of an analog function synthesis circuit is described. The circuit structure is highly modular and is composed of identical nonlinear cells, each producing a movable bumped amplitude characteristic. By programming the weight and position of the individual bumps, practically any memoryless and smooth nonlinear characteristic can be generated. This circuit has application in the calibration of sensor nonlinearities and in waveform shaping.<<ETX>>

Carlos Azeredo Leme | Henry Baltes

[1] W. Guggenbuhl,et al. An analog trimming circuit based on a floating-gate device , 1988 .

[2] C.F.N. Cowan,et al. Linearization of analog-to-digital converters , 1990 .

[3] Eric A. Vittoz. The Design of High-Performance Analog Circuits on Digital CMOS Chips , 1985 .

[4] Edgar Sanchez-Sinencio,et al. Operational transconductance amplifier-based nonlinear function syntheses , 1989 .

[5] Robert G. Meyer,et al. MOS analog function synthesis , 1987 .

[6] J. Fellrath,et al. CMOS analog integrated circuits based on weak inversion operations , 1977 .

[7] L. Carley,et al. Trimming analog circuits using floating-gate analog MOS memory , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.