Low-loss CPW lines on surface stabilized high-resistivity silicon

The authors propose a solution to the surface conduction problem in silicon monolithic microwave integrated circuits (MMIC's). An LPCVD polycrystalline silicon layer is deposited over the surface of a high-resistivity silicon wafer which is then covered with a silicon dioxide layer. The polycrystalline silicon layer effectively removes, through traps, any free electrons or holes that may have been induced at the oxide-silicon interface. The CPW lines with 1.25-μm aluminum metallization on passivated HRS substrates have an attenuation loss at 30 GHz of only 1.08 dB/cm.

[1]  Michael Dydyk,et al.  Coplanar waveguides and microwave inductors on silicon substrates , 1995 .

[2]  H. Gamble,et al.  Enhancement of TFT Performance by Low Temperature Oxygen Annealing , 1997, 27th European Solid-State Device Research Conference.

[3]  G. Ponchak,et al.  High frequency interconnects on silicon substrates , 1997, 1997 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Technical Papers.

[4]  V. Fusco,et al.  The effect of a SiO/sub 2/ interface layer on CPW lines and Schottky barrier diodes on HRS substrates , 1998, 1998 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems. Digest of Papers (Cat. No.98EX271).

[5]  V. Fusco,et al.  Microwave PtSi-Si Schottky-barrier-detector diode fabrication using an implanted active layer on high-resistivity silicon substrate , 1998 .