Using truncated multipliers in DCT and IDCT hardware accelerators

Truncated multipliers offer significant improvements in area, delay, and power. However, little research has been done on their use in actual applications, probably due to concerns about the computational errors they introduce. This paper describes a software tool used for simulating the use of truncated multipliers in DCT and IDCT hardware accelerators. Images that have been compressed and decompressed by DCT and IDCT accelerators using truncated multipliers are presented. In accelerators based on Chen's algorithm (256 multiplies per 8 x 8 block for DCT, 224 multiplies per block for IDCT), there is no visible difference between images reconstructed using truncated multipliers with 55% of the multiplication matrix eliminated and images reconstructed using standard multipliers with the same operand lengths and intermediate precision.

[1]  Lan-Da Van,et al.  Design of the lower error fixed-width multiplier and its application , 2000 .

[2]  Michael J. Schulte,et al.  Design tradeoffs using truncated multipliers in FIR filter implementations , 2002, SPIE Optics + Photonics.

[3]  Y. C. Lim,et al.  Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications , 1992, IEEE Trans. Computers.

[4]  Andreas Antoniou,et al.  Area-efficient multipliers for digital signal processing applications , 1996 .

[5]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[6]  Kwen-Siong Chong,et al.  Low-voltage micropower asynchronous multiplier for hearing instruments , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  E. J. King,et al.  Data-dependent truncation scheme for parallel multipliers , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[8]  Wu-Shiung Feng,et al.  Design of a lower-error fixed-width multiplier for speech processing application , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  E. Swartzlander,et al.  Truncated multiplication with correction constant [for DSP] , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[10]  John A. Gibson,et al.  Synthesis and Comparison of Two's Complement Parallel Multipliers , 1975, IEEE Transactions on Computers.

[11]  CJ Glossner,et al.  Automatic VHDL model generation of parameterized FIR filters , 2003 .

[12]  A. W. M. van den Enden,et al.  Discrete Time Signal Processing , 1989 .

[13]  Jer Min Jou,et al.  Design of low-error fixed-width multipliers for DSP applications , 1999 .

[14]  Lan-Da Van,et al.  A generalized methodology for lower-error area-efficient fixed-width multipliers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[15]  Shyh-Jye Jou,et al.  Fixed-width multiplier for DSP application , 2000, Proceedings 2000 International Conference on Computer Design.

[16]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[17]  Hyesook Lim,et al.  A Serial-Parallel Architecture for Two-Dimensional Discrete Cosine and Inverse Discrete Cosine Transforms , 2000, IEEE Trans. Computers.

[18]  E.E. Swartzlander.  Truncated multiplication with approximate rounding , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).