Structural In-Field Diagnosis for Random Logic Circuits

In-field diagnosability of electronic components in larger systems such as automobiles becomes a necessity for both customers and system integrators. Traditionally, functional diagnosis is applied during integration and in workshops for in-field failures or break-downs. However, functional diagnosis does not yield sufficient coverage to allow for short repair times and fast reaction on systematic failures in the production. Structural diagnosis could yield the desired coverage, yet recent built-in architectures which could be reused in the field either do not reveal diagnostic information or necessitate dedicated test schemes. The paper at hand closes this gap with a new built-in test method for autonomous in-field testing and in-field diagnostic data collection. The proposed Built-In Self-Diagnosis method (BISD) is based on the standard BIST architecture and can seamlessly be integrated with recent, commercial DfT techniques. Experiments with industrial designs show that its overhead is marginal and its structural diagnostic capabilities are comparable to those of external diagnosis on high-end test equipment.

[1]  Krishnendu Chakrabarty,et al.  An interval-based diagnosis scheme for identifying failing vectors in a scan-BIST environment , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Nur A. Touba.  X-canceling MISR — An X-tolerant methodology for compacting output responses with unknowns using a MISR , 2007, 2007 IEEE International Test Conference.

[3]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Janak H. Patel,et al.  Application of Saluja-Karpovsky compactors to test responses with many unknowns , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[5]  R. D. Blanton,et al.  A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior , 2006, 2006 IEEE International Test Conference.

[6]  Melvin A. Breuer,et al.  Fault Diagnosis Based on Effect-Cause Analysis: An Introduction , 1980, 17th Design Automation Conference.

[7]  Friedrich Hapke,et al.  Restrict Encoding for Mixed-Mode BIST , 2009, 2009 27th IEEE VLSI Test Symposium.

[8]  Hans-Joachim Wunderlich,et al.  BIST for systems-on-a-chip , 1998, Integr..

[9]  Hans-Joachim Wunderlich,et al.  BISD: Scan-based Built-In self-diagnosis , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[10]  Hans-Joachim Wunderlich,et al.  Adaptive Debug and Diagnosis Without Fault Dictionaries , 2009, J. Electron. Test..

[11]  Peter Wohl,et al.  Effective diagnostics through interval unloads in a BIST environment , 2002, DAC '02.

[12]  Michael Gössel,et al.  Diagnosis of scan-chains by use of a configurable signature register and error-correcting codes , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[13]  Sudhakar M. Reddy,et al.  Finite memory test response compactors for embedded test applications , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Nur A. Touba,et al.  A rapid and scalable diagnosis scheme for BIST environments with a large number of scan chains , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[15]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[16]  Janusz Rajski,et al.  Diagnosis of Scan Cells in BIST Environment , 1999, IEEE Trans. Computers.

[17]  Mark G. Karpovsky,et al.  Testing Computer Hardware through Data Compression in Space and Time , 1983, ITC.

[18]  Alex Orailoglu,et al.  Gate level fault diagnosis in scan-based BIST , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[19]  Enamul Amyeen,et al.  Improving Precision Using Mixed-level Fault Diagnosis , 2006, 2006 IEEE International Test Conference.

[20]  H. Fujiwara,et al.  Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.