Thermal-Aware Fixed-Outline Floorplanning Using Analytical Models With Thermal-Force Modulation
暂无分享,去创建一个
[1] Sachin Sapatnekar,et al. Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach , 2003, ICCAD 2003.
[2] Sung-Mo Kang,et al. Cell-level placement for improving substrate thermal distribution , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Wei Li,et al. Analytical thermal placement for VLSI lifetime improvement and minimum performance variation , 2007, 2007 25th International Conference on Computer Design.
[4] Sung-Mo Kang,et al. Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Yao-Wen Chang,et al. NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Yu-Min Lee,et al. Full-chip thermal analysis for the early design stage via generalized integral transforms , 2008, 2008 Asia and South Pacific Design Automation Conference.
[7] Jason Cong,et al. Thermal-Aware 3D IC Placement Via Transformation , 2007, 2007 Asia and South Pacific Design Automation Conference.
[8] Kevin Skadron,et al. Compact thermal modeling for temperature-aware design , 2004, Proceedings. 41st Design Automation Conference, 2004..
[9] Sachin S. Sapatnekar,et al. Partition-driven standard cell thermal placement , 2003, ISPD '03.
[10] Evangeline F. Y. Young,et al. Planning Massive Interconnects in 3-D Chips , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Ching-Yu Chin,et al. A fast thermal aware placement with accurate thermal analysis based on Green function , 2012, 17th Asia and South Pacific Design Automation Conference.
[12] Jai-Ming Lin,et al. A Fast Thermal-Aware Fixed-Outline Floorplanning Methodology Based on Analytical Models , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[13] Andrew B. Kahng,et al. A semi-persistent clustering technique for VLSI circuit placement , 2005, ISPD '05.
[14] Qiang Zhou,et al. 3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[15] Jai-Ming Lin,et al. SAINT: Handling module folding and alignment in fixed-outline floorplans for 3D ICs , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[16] Jing Li,et al. Thermal-Aware Placement Based on FM Partition Scheme and Force-Directed Heuristic , 2006, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[17] Narayanan Vijaykrishnan,et al. Interconnect and thermal-aware floorplanning for 3D microprocessors , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[18] Jason Cong,et al. An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[19] Pinaki Mazumder,et al. Accelerated Chip-Level Thermal Analysis Using Multilayer Green's Function , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] Frank M. Johannes,et al. Temperature-aware global placement , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).