Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells
暂无分享,去创建一个
[1] Lorenzo Alvisi,et al. Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.
[2] Ravishankar K. Iyer,et al. An experimental study of soft errors in microprocessors , 2005, IEEE Micro.
[3] W. T. Holman,et al. Layout Technique for Single-Event Transient Mitigation via Pulse Quenching , 2011, IEEE Transactions on Nuclear Science.
[4] Arthur F. Witulski,et al. Impact of logic synthesis on soft error vulnerability using a 90-nm bulk CMOS digital cell library , 2011, 2011 Proceedings of IEEE Southeastcon.
[5] Keiji Takahisa,et al. SEILA: Soft error immune latch for mitigating multi-node-SEU and local-clock-SET , 2010, 2010 IEEE International Reliability Physics Symposium.
[6] Mehdi Baradaran Tahoori,et al. Soft error modeling and remediation techniques in ASIC designs , 2010, Microelectron. J..
[7] Shi-Jie Wen,et al. Effects of multi-node charge collection in flip-flop designs at advanced technology nodes , 2010, 2010 IEEE International Reliability Physics Symposium.
[8] Masanori Hashimoto,et al. Neutron induced single event multiple transients with voltage scaling and body biasing , 2011, 2011 International Reliability Physics Symposium.
[9] I. Linscott,et al. Design Framework for Soft-Error-Resilient Sequential Cells , 2011, IEEE Transactions on Nuclear Science.
[10] Liu Zheng,et al. The Effect of Re-Convergence on SER Estimation in Combinational Circuits , 2009, IEEE Transactions on Nuclear Science.
[11] Luis Entrena,et al. Constrained Placement Methodology for Reducing SER Under Single-Event-Induced Charge Sharing Effects , 2012, IEEE Transactions on Nuclear Science.
[12] A.F. Witulski,et al. Analysis of Parasitic PNP Bipolar Transistor Mitigation Using Well Contacts in 130 nm and 90 nm CMOS Technology , 2007, IEEE Transactions on Nuclear Science.
[13] David Blaauw,et al. Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Kewal K. Saluja,et al. Gate input reconfiguration for combating soft errors in combinational circuits , 2010, 2010 International Conference on Dependable Systems and Networks Workshops (DSN-W).
[15] B.L. Bhuva,et al. Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.
[16] P. Eaton,et al. Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits , 2009, IEEE Transactions on Nuclear Science.
[17] A. Lindoso,et al. Analyzing the Impact of Single-Event-Induced Charge Sharing in Complex Circuits , 2011, IEEE Transactions on Nuclear Science.
[18] L. W. Massengill,et al. Effect of Multiple-Transistor Charge Collection on Single-Event Transient Pulse Widths , 2011, IEEE Transactions on Device and Materials Reliability.