A 0.6 V 10 bit 120 kS/s SAR ADC for implantable multichannel neural recording

A 10 bit fully-differential SAR ADC with multiple input channels is proposed for neural recording implants. The proposed SAR ADC incorporates both energy-efficient switching scheme and low power supply, leveraging on each other's strength to achieve low power consumption. Designed with 0.18 μm CMOS process, the 10 bit SAR ADC can operate at scalable sampling rate under 0.6 V power supply. Including an optimized analog multiplexer, this proposed ADC consumes 0.5 μW at a sampling rate of 120 kS/s and achieves the ENOB of 9.51, which is equivalent to a figure of merit of 7.03 fJ/Conversion step. The active area of this ADC is 386 μm × 345 μm.

[1]  Zhangming Zhu,et al.  A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18- μm CMOS for Medical Implant Devices. , 2015 .

[2]  Ameya Bhide,et al.  A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-$\mu$m CMOS for Medical Implant Devices , 2012, IEEE Journal of Solid-State Circuits.

[3]  Maysam Ghovanloo,et al.  Multichannel Wireless Neural Recording AFE Architectures: Analysis, Modeling, and Tradeoffs , 2016, IEEE Design & Test.

[4]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[5]  Nan Sun,et al.  SAR ADC architecture with 98% reduction in switching energy over conventional scheme , 2013 .

[6]  G. Buzsáki.  Large-scale recording of neuronal ensembles , 2004, Nature Neuroscience.

[7]  Zhangming Zhu,et al.  A 0.5 V, 40nW voltage reference for WBAN devices , 2016, 2016 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[8]  Zhangming Zhu,et al.  A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-$\mu{\rm m}$ CMOS for Medical Implant Devices , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Hong-June Park,et al.  A 1.3μW 0.6V 8.7-ENOB successive approximation ADC in a 0.18μm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[10]  Refet Firat Yazicioglu,et al.  An Implantable 455-Active-Electrode 52-Channel , 2014 .

[11]  Zhangming Zhu,et al.  V CM -based monotonic capacitor switching scheme for SAR ADC , 2013 .

[12]  Rahul Sarpeshkar,et al.  A Low-Power 32-Channel Digitally Programmable Neural Recording Integrated Circuit , 2011, IEEE Transactions on Biomedical Circuits and Systems.

[13]  Xingyuan Tong,et al.  98.8% switching energy reduction in SAR ADC for bioelectronics application , 2015 .

[14]  Yvonne Y. H. Lam,et al.  Low-energy and area-efficient tri-level switching scheme for SAR ADC , 2012 .