A Framework to Provide Quality of Service over Advanced Switching

Advanced switching (AS) is a network technology that expands the capabilities of PCI-express adding new features like peer-to-peer communication. Together, PCI express and AS have the potential for building the next generation interconnects. Furthermore, the provision of quality of service (QoS) in computing and communication environments is currently the focus of much discussion and research in industry and academia. In this paper we propose a framework to provide QoS based on bandwidth, latency, and jitter over AS employing the mechanisms provided by AS. We also present several implementations for the output scheduling mechanism. Finally, we evaluate our proposals by simulation, comparing the performance of the schedulers that we propose and their implementation complexity.

[1]  George Varghese,et al.  Efficient fair queueing using deficit round-robin , 1996, TNET.

[2]  Thomas E. Anderson,et al.  High-speed switch scheduling for local-area networks , 1993, TOCS.

[3]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[4]  S. Jamaloddin Golestani,et al.  A self-clocked fair queueing scheme for broadband applications , 1994, Proceedings of INFOCOM '94 Conference on Computer Communications.

[5]  Rich Seifert,et al.  Gigabit Ethernet: Technology and Applications for High-Speed LANs , 1998 .

[6]  José Duato,et al.  A new proposal to fill in the InfiniBand arbitration tables , 2003, 2003 International Conference on Parallel Processing, 2003. Proceedings..

[7]  Manolis Katevenis,et al.  Multiple priorities in a two-lane buffered crossbar , 2004, IEEE Global Telecommunications Conference, 2004. GLOBECOM '04..

[8]  Olav Lysne,et al.  Admission Control for DiffServ Based Quality of Service in Cut-Through Networks , 2003, HiPC.

[9]  Pier Luca Montessoro,et al.  Advanced research issues for tomorrow's multimedia networks , 2001, Proceedings International Conference on Information Technology: Coding and Computing.

[10]  Abhay Parekh,et al.  A generalized processor sharing approach to flow control in integrated services networks-the multiple node case , 1993, IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings.

[11]  José L. Sánchez,et al.  Providing quality of service over advanced switching , 2006, 12th International Conference on Parallel and Distributed Systems - (ICPADS'06).

[12]  Albert G. Greenberg,et al.  Hardware-efficient fair queueing architectures for high-speed networks , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.

[13]  George Varghese,et al.  Efficient fair queueing using deficit round robin , 1995, SIGCOMM '95.

[14]  Raj Jain,et al.  The art of computer systems performance analysis - techniques for experimental design, measurement, simulation, and modeling , 1991, Wiley professional computing.

[15]  Scott Shenker,et al.  Analysis and simulation of a fair queueing algorithm , 1989, SIGCOMM 1989.

[16]  Joe Pelissier,et al.  Providing Quality of Service over InfiniBandTM Architecture Fabrics , 2000 .

[17]  Venkata Krishnan,et al.  PCI express and advanced switching: evolutionary path to building next generation interconnects , 2003, 11th Symposium on High Performance Interconnects, 2003. Proceedings..

[18]  Kun I. Park.  QoS in Packet Networks , 2010 .

[19]  James Roberts.  Virtual spacing for flexible traffic control , 1994 .

[20]  Dietmar Tutsch,et al.  MINSimulate - A MULTISTAGE INTERCONNECTION NETWORK SIMULATOR , 2003 .

[21]  Analysis and Simulation of a Fair Queuing Algorithm , 2008 .

[22]  J. Sanchez,et al.  A First Approach to Provide QoS in Advanced Switching ∗ , 2005 .

[23]  Ioannis Papaefstathiou,et al.  Variable packet size buffered crossbar (CICQ) switches , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[24]  Yao Wang,et al.  Error control and concealment for video communication: a review , 1998, Proc. IEEE.

[25]  Kang G. Shin,et al.  Evolution of the Internet QoS and support for soft real-time applications , 2003, Proc. IEEE.

[26]  Gregory F. Pfister,et al.  “Hot spot” contention and combining in multistage interconnection networks , 1985, IEEE Transactions on Computers.

[27]  Karthik Ramani,et al.  Interconnect-Aware Coherence Protocols for Chip Multiprocessors , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[28]  Anna Charny,et al.  On the speedup required for work-conserving crossbar switches , 1999, IEEE J. Sel. Areas Commun..

[29]  José Duato,et al.  QoS in InfiniBand subnetworks , 2004, IEEE Transactions on Parallel and Distributed Systems.

[30]  J.K. Muppala,et al.  VoIP support on differentiated services using expedited forwarding , 2000, Conference Proceedings of the 2000 IEEE International Performance, Computing, and Communications Conference (Cat. No.00CH37086).

[31]  Abhay Parekh,et al.  A generalized processor sharing approach to flow control in integrated services networks: the multiple node case , 1994, TNET.

[32]  José L. Sánchez,et al.  Decoupling the Bandwidth and Latency Bounding for Table-based Schedulers , 2006, 2006 International Conference on Parallel Processing (ICPP'06).

[33]  José L. Sánchez,et al.  Implementing the Advanced Switching Minimum Bandwidth Egress Link Scheduler , 2006, Fifth IEEE International Symposium on Network Computing and Applications (NCA'06).

[34]  Francisco J. Alfaro,et al.  Evaluating several implementations for the AS Minimum Bandwidth Egress Link Scheduler , 2006, Proceedings of 15th International Conference on Computer Communications and Networks.

[35]  Costas Courcoubetis,et al.  Weighted Round-Robin Cell Multiplexing in a General-Purpose ATM Switch Chip , 1991, IEEE J. Sel. Areas Commun..

[36]  Anujan Varma,et al.  Latency-rate servers: a general model for analysis of traffic scheduling algorithms , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.

[37]  Salil S. Kanhere,et al.  Fair and Efficient Packet Scheduling Using Elastic Round Robin , 2002, IEEE Trans. Parallel Distributed Syst..