On the design and optimization of symmetric low swing to high swing level converter for on-chip interconnects

This paper reports a series of symmetric high performance, low to full swing level converters (udld1-converter to udld5-converter) for recovering signal levels at the receiver end of the global interconnects with large capacitive loads. The proposed udld5-converter provides a matching receiver for the up-down low swing voltage driver (UDLD) signaling style for driving the global interconnect lines. When implemented on 0.13 μm CMOS 1.2 V technology, the udld5-converter performs 16% faster, reduces the energy per switching event by 4%, the energy-delay product by 19%, and the active area by 10%, when compared with a counterpart up low swing voltage driver (ULD) level converter (uld-converter). The proposed level converter receivers, each provide a different performance energy saving trade off. The paper also provides comparative performance evaluation of the various proposed level converters and uld-converter.

[1]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[2]  T. Lehmann,et al.  Energy delay optimization methodology for current-mode signaling for on-chip interconnects , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[3]  Saeid Nooshabadi,et al.  Adaptive Low/High Voltage Swing CMOS Driver for On-Chip Interconnects , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  George Varghese,et al.  Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Saeid Nooshabadi,et al.  A single capacitor bootstrapped power efficient CMOS driver , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[6]  William J. Dally,et al.  Digital systems engineering , 1998 .

[7]  S. Nooshabadi,et al.  High performance CMOS driver-receiver pair using low-swing signaling for low power on-chip interconnects , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[8]  José C. García,et al.  A direct bootstrapped CMOS large capacitive-load driver circuit , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[9]  Abdoul Rjoub,et al.  Efficient drivers, receivers and repeaters for low power CMOS bus architectures , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[10]  Saeid Nooshabadi,et al.  Bootstrapped full-swing CMOS driver for low supply voltage operation , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[11]  Ramalingam Sridhar,et al.  A low-swing differential signalling scheme for on-chip global interconnects , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[12]  Jan M. Rabaey,et al.  Low-energy embedded FPGA structures , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[13]  Saeid Nooshabadi,et al.  DB-driver: a low power CMOS bootstrapped differential cross-coupled driver , 2007 .

[14]  Dennis Sylvester,et al.  High performance level conversion for dual V/sub DD/ design , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  P.A. Beerel,et al.  Low swing signaling using a dynamic diode-connected driver , 2001, Proceedings of the 27th European Solid-State Circuits Conference.