A self-adaptable distributed DFS scheme for NoC-based MPSoCs

As processor count in MPSoCs increases, the use of NoCs becomes relevant, if not mandatory. However, power and energy restrictions, especially in mobile applications, may render the design of NoC-based MPSoCs over-constrained. The use of traditional dynamic voltage and frequency scaling (DVFS) techniques proved useful in several scenarios to save energy/power, but it presents scaling problems and slow response times. This work proposes a self-adaptable distributed dynamic frequency scaling (DFS) scheme for NoC-based MPSoCs. It takes into account the communication load and the utilization level of each processor to dynamically change its operating frequency. Frequency change decisions and clock generation are executed locally to each processor. Clock generation is simple, based on clock gating of a single global clock. The overhead of the scheme is minimum, the range of generated clocks is wide, and the response time is negligible. Experimental results with synthetic applications shows that the proposed scheme has an average execution time overhead below 7%, and may lead to considerable power and energy savings, since it allows an average reduction of 27% on the total number of executed instructions. Evaluating the proposed method with a real application, the execution time overhead reached 13%, while the total number of executed instructions was reduced by 64%.

[1]  José Pineda de Gyvez,et al.  Dynamic voltage scaling based on supply current tracking using fuzzy Logic controller , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[2]  Alain Greiner,et al.  Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[3]  Hannu Tenhunen,et al.  Architectural Exploration of Per-Core DVFS for Energy-Constrained On-Chip Networks , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[4]  Ali Afzali-Kusha,et al.  Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Alessandro Pisano,et al.  Non-Linear Feedback Control for Energy Efficient On-Chip Streaming Computation , 2006, 2006 International Symposium on Industrial Embedded Systems.

[6]  Luca Benini,et al.  A Feedback-Based Approach to DVFS in Data-Flow Applications , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Xi Li,et al.  Temperature-aware energy minimization technique through dynamic voltage frequency scaling for embedded systems , 2010, 2010 2nd International Conference on Education Technology and Computer.

[8]  Fabien Clermidy,et al.  Temperature-Aware Distributed Run-Time Optimization on MP-SoC Using Game Theory , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[9]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[10]  Sanghamitra Roy,et al.  Topologically homogeneous power-performance heterogeneous multicore systems , 2011, 2011 Design, Automation & Test in Europe.

[11]  Jean-Michel Chabloz,et al.  Distributed DVFS using rationally-related frequencies and discrete voltage levels , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[12]  Kees Goossens,et al.  Composable Dynamic Voltage and Frequency Scaling and Power Management for Dataflow Applications , 2010, DSD 2010.

[13]  Meikang Qiu,et al.  A Discrete Dynamic Voltage and Frequency Scaling Algorithm Based on Task Graph Unrolling for Multiprocessor System , 2009, 2009 International Conference on Scalable Computing and Communications; Eighth International Conference on Embedded Computing.

[14]  Diana Marculescu,et al.  Variation-aware dynamic voltage/frequency scaling , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.

[15]  Sung Woo Chung,et al.  Low-Cost Application-Aware DVFS for Multi-core Architecture , 2008, 2008 Third International Conference on Convergence and Hybrid Information Technology.

[16]  Fabien Clermidy,et al.  Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[17]  Fabien Clermidy,et al.  Adaptive energy-aware latency-constrained DVFS policy for MPSoC , 2009, 2009 IEEE International SOC Conference (SOCC).

[18]  Saurabh Dighe,et al.  Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[19]  Fernando Gehm Moraes,et al.  HeMPS - a framework for NoC-based MPSoC generation , 2009, 2009 IEEE International Symposium on Circuits and Systems.