A Flexible 18-Channel Multi-Hit Time-to-Digital Converter for Trigger-Based Data Acquisition Systems
暂无分享,去创建一个
[1] A. Marchioro,et al. A flexible multi-channel high-resolution time-to-digital converter ASIC , 2000, 2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149).
[2] Timo Rahkonen,et al. The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .
[3] Robert Bregovic,et al. Multirate Systems and Filter Banks , 2002 .
[4] Juha Kostamovaara,et al. A Multichannel High-Precision CMOS Time-to-Digital Converter for Laser-Scanner-Based Perception Systems , 2012, IEEE Transactions on Instrumentation and Measurement.
[5] Pathaleswar,et al. Electronics, Trigger and Data Acquisition Systems for the INO ICAL Experiment , 2017 .
[6] M.Z. Straayer,et al. A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.
[7] Luca Fanucci,et al. On the differential nonlinearity of time-to-digital converters based on delay-locked-loop delay lines , 2001 .
[8] T. Ghosh. Development of Track Reconstruction and Data Analysis Techniques for Neutrino Experiments , 2010 .
[9] Luca Fanucci,et al. A Multichannel and Compact Time to Digital Converter for Time of Flight Positron Emission Tomography , 2015, IEEE Transactions on Nuclear Science.
[10] Sami Ur Rehman,et al. A 16 mW 250 ps Double-Hit-Resolution Input-Sampled Time-to-Digital Converter in 45-nm CMOS , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.
[11] Jorgen Christiansen,et al. A fine time-resolution (≪ 3 ps-rms) time-to-digital converter for highly integrated designs , 2013, 2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC).
[12] Poras T. Balsara,et al. 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[13] Wim Dehaene,et al. A low power time-of-arrival ranging front end based on a 8-channel 2.2mW, 53ps single-shot-precision Time-to-Digital converter , 2011, IEEE Asian Solid-State Circuits Conference 2011.
[14] J. Kostamovaara,et al. A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.
[15] David Vyhlidal,et al. Time-to-Digital Converter With 2.1-ps RMS Single-Shot Precision and Subpicosecond Long-Term and Temperature Stability , 2016, IEEE Transactions on Instrumentation and Measurement.
[16] Nagendra Krishnapura,et al. Low 1/f3 Phase Noise Quadrature LC VCOs , 2018, IEEE Trans. Circuits Syst. I Regul. Pap..
[17] Stephan Henzler,et al. 90nm 4.7ps-Resolution 0.7-LSB Single-Shot Precision and 19pJ-per-Shot Local Passive Interpolation Time-to-Digital Converter with On-Chip Characterization , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[18] Ran Ginosar. Fourteen ways to fool your synchronizer , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..
[19] P. Dudek,et al. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.
[20] A. Marchioro,et al. An integrated 16-channel CMOS time to digital converter , 1994 .
[21] B. Satyanarayana,et al. Development of Trigger Scheme for the ICAL Detector of India-based Neutrino Observatory , 2012 .
[22] Juha Kostamovaara,et al. Wide-Range Time-to-Digital Converter With 1-ps Single-Shot Precision , 2011, IEEE Transactions on Instrumentation and Measurement.
[23] Jin Liu,et al. Reduced setup time static D flip-flop , 2001 .
[24] R. Pełka,et al. Single-chip interpolating time counter with 200-ps resolution and 43-s range , 1996 .
[25] Jochen Rivoir. Fully-Digital Time-To-Digital Converter for ATE with Autonomous Calibration , 2006, 2006 IEEE International Test Conference.