Automatic antenna tuning unit for software-defined and cognitive radio

In this paper, we propose a new architecture for a closed-loop controlled antenna tuning unit (ATU) system (only transmitting path is shown). In contrast to previous work, no analog-to-digital converters (ADCs) are used. Using the ATU, the narrow instantaneous bandwidth of an electrically small antenna (ESA) is automatically tuned over a much wider frequency range by the ATU. This matching scheme ensures that the narrowband antenna is automatically matched to any desired frequency under all environmental conditions using circuits with practical component values and tolerances. It is imperative that the entire tuning process be completed rapidly using efficient algorithms and fast hardware, and for these algorithms and hardware to consume as little power as possible.

[1]  P. Garcia,et al.  An RF electronically controlled impedance tuning network design and its application to an antenna input impedance automatic matching system , 2004, IEEE Transactions on Microwave Theory and Techniques.

[2]  J. K. Fidler,et al.  Design of II Impedance Matching Networks , 1994 .

[3]  James T. Aberle,et al.  Electronically Tunable Antenna Pair and Novel RF Front-End Architecture for Software-Defined Radios , 2005, EURASIP J. Adv. Signal Process..

[4]  James T. Aberle,et al.  Reconfigurable antennas for wireless devices , 2003 .

[5]  James T. Aberle,et al.  Automatically tuning antenna system for software-defined and cognitive radio , 2006 .

[6]  Chaitali Chakrabarti,et al.  Automatic antenna-tuning unit for software-defined and cognitive radio , 2007 .

[7]  Yichuang Sun,et al.  Design of /spl Pi/ impedance matching networks , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[8]  Elliott R. Brown,et al.  RF-MEMS switches for reconfigurable integrated circuits , 1998 .

[9]  Chorng-Kuang Wang,et al.  A 15mW 280MHz 80dB gain CMOS limiting/logarithmic amplifier with active cascode gain–enhancement , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[10]  B. Razavi,et al.  10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology , 2003, IEEE J. Solid State Circuits.

[11]  E. Sackinger,et al.  A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers , 2000, IEEE Journal of Solid-State Circuits.

[12]  Yasuo Suzuki,et al.  Broadband RF stage architecture for software-defined radio in handheld terminal applications , 1999, IEEE Commun. Mag..

[13]  Y. Oishi,et al.  An adaptive impedance matching system for mobile communication antennas , 2004, IEEE Antennas and Propagation Society Symposium, 2004..

[14]  H. Yoshida,et al.  Broadband RF front-end and software execution procedure in software-defined radio , 1999, Gateway to 21st Century Communications Village. VTC 1999-Fall. IEEE VTS 50th Vehicular Technology Conference (Cat. No.99CH36324).

[15]  Chorng-Kuang Wang,et al.  A 2-V 10.7-MHz CMOS limiting amplifier/RSSI , 2000, IEEE Journal of Solid-State Circuits.