A high density, low leakage, 5T SRAM for embedded caches
暂无分享,去创建一个
[1] A. Alvandpour,et al. Bitline leakage equalization for sub-100nm caches , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).
[2] E. Seevinck,et al. Static-noise margin analysis of MOS SRAM cells , 1987 .
[3] J. Lohstroh,et al. Worst-case static noise margin criteria for logic circuits and their mathematical equivalence , 1983, IEEE Journal of Solid-State Circuits.
[4] H. Tran. Demonstration of 5T SRAM and 6T dual-port RAM cell arrays , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.