32 mW self contained OFDM receiver ASIC for mobile cellular applications

An OFDM receiver ASIC targeting cellular terminals has been designed and fabricated in 0.18 /spl mu/m CMOS. The receiver incorporates a front-end receiver, pre/post-FFT processing units, a 1024-point complex (I)FFT processor, a channel estimator and corrector, all digital synchronization loops, and a control and configuration interface. Low power circuit techniques and system algorithm optimization lead to the final receiver ASIC that dissipates only 32 mW while providing a (uncoded) date-rate of 8.192 Mb/s, making the chip suitable for packet-based mobile applications.

[1]  Babak Daneshrad,et al.  An integrated OFDM receiver for high-speed mobile data communications , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[2]  Nelson Ray Sollenberger,et al.  Beyond 3G: wideband wireless data access based on OFDM and dynamic packet assignment , 2000, IEEE Commun. Mag..

[3]  A. Chen,et al.  Modified CORDIC demodulator implementation for digital IF-sampled receiver , 1995, Proceedings of GLOBECOM '95.

[4]  Leonard J. Cimini,et al.  Performance of an experimental 384 kb/s 1900 MHz OFDM radio link in a wide-area high-mobility environment , 2000, Vehicular Technology Conference Fall 2000. IEEE VTS Fall VTC2000. 52nd Vehicular Technology Conference (Cat. No.00CH37152).

[5]  Shousheng He,et al.  Design and implementation of a 1024-point pipeline FFT processor , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).