Hardware Accelerator of Cartesian Genetic Programming with Multiple Fitness Units

A new accelerator of Cartesian genetic programming is presented in this paper. The accelerator is completely implemented in a single FPGA. The proposed architecture contains multiple instances of virtual reconfigurable circuit to evaluate several candidate solutions in parallel. An advanced memory organization was developed to achieve the maximum throughput of processing. The search algorithm is implemented using the on-chip PowerPC processor. In the benchmark problem (image filter evolution) the proposed platform provides a significant speedup (170) in comparison with a highly optimized software implementation. Moreover, the accelerator is 8 times faster than previous FPGA accelerators of image filter evolution.

[1]  Gunnar Tufte,et al.  Prototyping a GA Pipeline for complete hardware evolution , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[2]  Lukas Sekanina,et al.  An evolvable hardware system in Xilinx Virtex II Pro FPGA , 2007 .

[3]  Jin Wang,et al.  Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware , 2008, IET Comput. Digit. Tech..

[4]  Richard J. Carter,et al.  A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine , 2001, Genetic Programming and Evolvable Machines.

[5]  Tughrul Arslan,et al.  Evolvable Components—From Theory to Hardware Implementations , 2005, Genetic Programming and Evolvable Machines.

[6]  Julian Francis Miller,et al.  Cartesian genetic programming , 2000, GECCO '10.

[7]  Milos Drutarovský,et al.  A Simple PLL-Based True Random Number Generator for Embedded Digital Systems , 2004, Comput. Artif. Intell..

[8]  Lukás Sekanina,et al.  Evaluation of a New Platform For Image Filter Evolution , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[9]  John R. Koza,et al.  Genetic Programming IV: Routine Human-Competitive Machine Intelligence , 2003 .

[10]  Darren M. Chitty,et al.  A data parallel approach to genetic programming using programmable graphics hardware , 2007, GECCO '07.

[11]  Masaya Iwata,et al.  EHW Applied to Image Data Compression , 2006, Evolvable Hardware.

[12]  Jin Wang,et al.  Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel , 2007, ICES.