An integrated architecture for global interconnects in a gigascale system-on-a-chip (GSoC)

An integrated architecture for global interconnects in a gigascale system-on-a-chip (GSoC) is presented using the models for global signal, clock, and power supply wiring networks. Based on the models for wiring resource demand, noise limit, and bandwidth requirement, an interconnect design plane is proposed. The new design plane demonstrates the limits imposed on global on-chip interconnect physical dimensions for future technology generations.

[1]  Gerard V. Kopcsay,et al.  High-Speed Signal Propagation on Lossy Transmission Lines , 1990, IBM J. Res. Dev..

[2]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[3]  P. Zarkesh-Ha,et al.  Stochastic net length distributions for global interconnects in a heterogeneous system-on-a-chip , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[4]  J.A. Davis,et al.  Compact distributed RLC models for multilevel interconnect networks , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).