Enhancing performance and saving energy in CMOS DCVSL gates by using a new transistor sizing algorithm

In this paper we describe an algorithm for transistor sizing in CMOS DCVSL (differential cascode voltage switch logic) digital circuits. Our proposed method has two different approaches with low computational burden, mathematical based and genetic algorithm based. Using our transistor sizing algorithm, we minimized the propagation delay of a DCVSL full-adder and a DCVSL XOR in 0.5 /spl mu/m CMOS technology. At first, the optimum sizes of these circuits were calculated to obtain the minimum propagation delay. Then the final transistor sizes were obtained by trading off speed, energy and area to meet a set of performance requirements.

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  DELIGHT.SPICE: an optimization-based system for the design of integrated circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Mohamed I. Elmasry,et al.  A formulation for quick evaluation and optimization of digital CMOS circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  Doris Schmitt-Landsiedel,et al.  Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Lance A. Glasser,et al.  Delay and Power Optimization in VLSI Circuits , 1984, 21st Design Automation Conference Proceedings.

[5]  Chenming Hu,et al.  Future CMOS scaling and reliability , 1993, Proc. IEEE.

[6]  Mahmut T. Kandemir,et al.  Masking the energy behaviour of encryption algorithms , 2003 .

[7]  William H. Kao,et al.  Algorithms for Automatic Transistor Sizing in CMOS Digital Circuits , 1985, 22nd ACM/IEEE Design Automation Conference.

[8]  Christer Svensson,et al.  New single-clock CMOS latches and flipflops with improved speed and power savings , 1997 .

[9]  Alvin M. Despain,et al.  Delay Reduction Using Simulated Annealing , 1986, 23rd ACM/IEEE Design Automation Conference.

[10]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[11]  David L. Pulfrey,et al.  Design procedures for differential cascode voltage switch circuits , 1986 .

[12]  Vincent Rijmen,et al.  The Design of Rijndael , 2002, Information Security and Cryptography.

[13]  M. Kandemir,et al.  Masking the Energy Behavior of Encryption Algorithms , 2003 .

[14]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  Bachar El Hassan,et al.  The design of fast asynchronous adder structures and their implementation using DCVS logic , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[16]  Kye S. Hedlund.  Aesop: A Tool for Automated Transistor Sizing , 1987, 24th ACM/IEEE Design Automation Conference.

[17]  Mehmet A. Cirit.  Transistor Sizing in CMOS Circuits , 1987, 24th ACM/IEEE Design Automation Conference.

[18]  Maitham Shams,et al.  Modeling and optimization of CMOS logic circuits with application to asynchronous design , 1999 .

[19]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[20]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[21]  Norman P. Jouppi,et al.  Timing Analysis and Performance Improvement of MOS VLSI Designs , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  E.T. Lewis,et al.  Optimization of device area and overall delay for CMOS VLSI designs , 1984, Proceedings of the IEEE.

[23]  Darrell Whitley,et al.  A genetic algorithm tutorial , 1994, Statistics and Computing.

[24]  Alvin M. Despain,et al.  Delay Reduction Using Simulated Annealing , 1986, DAC 1986.