Reliability-Aware System Synthesis
暂无分享,去创建一个
[1] Shuvra S. Bhattacharyya,et al. CHARMED: a multi-objective co-synthesis framework for multi-mode embedded systems , 2004, Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004..
[2] Donatella Sciuto,et al. Reliability Properties Assessment at System Level: A Co-Design Framework , 2002 .
[3] Ramesh Karri,et al. Transformation-based high-level synthesis of fault-tolerant ASICs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[4] Mahmut T. Kandemir,et al. Reliability-centric high-level synthesis , 2005, Design, Automation and Test in Europe.
[5] Martin Lukasiewycz,et al. Improving system level design space exploration by incorporating SAT-solvers into multi-objective evolutionary algorithms , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[6] Antoine Rauzy,et al. New algorithms for fault trees analysis , 1993 .
[7] Alessandro Birolini. Reliability Engineering: Theory and Practice , 1999 .
[8] Mahmut T. Kandemir,et al. Reliability-Aware Co-Synthesis for Embedded Systems , 2004, ASAP.
[9] David W. Coit,et al. Reliability optimization of series-parallel systems using a genetic algorithm , 1996, IEEE Trans. Reliab..
[10] Marco Laumanns,et al. PISA: A Platform and Programming Language Independent Interface for Search Algorithms , 2003, EMO.
[11] Luigi Carro,et al. Designing and testing fault-tolerant techniques for SRAM-based FPGAs , 2004, CF '04.
[12] Lothar Thiele,et al. Chapter 4 – Design Space Exploration of Network Processor Architectures , 2003 .
[13] Jürgen Teich,et al. System-Level Synthesis Using Evolutionary Algorithms , 1998, Des. Autom. Embed. Syst..