SCCF — System to component level correlation factor

As a first step towards correlation of system level ESD robustness based on component level ESD results, on-wafer Human Metal Model (HMM) measurements are compared with on-wafer HBM for a wide range of devices in various process technologies. A device level System to Component level Correlation Factor (SCCF) is defined and can range from 10 to 150 % based upon physical failure mechanisms. Five main categories are defined independent of process technology.

[1]  G. Groeseneken,et al.  Self-protection capability of power arrays , 2009, 2009 31st EOS/ESD Symposium.

[2]  G. Groeseneken,et al.  CDM and HBM analysis of ESD protected 60 GHz power amplifier in 45 nm low-power digital CMOS , 2009, 2009 31st EOS/ESD Symposium.

[3]  G. Groeseneken,et al.  Calibrated wafer-level HBM measurements for quasi-static and transient device analysis , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[4]  C. Duvvury,et al.  Understanding the optimization of sub-45nm FinFET devices for ESD applications , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[5]  Sheng-Lyang Jang,et al.  Novel diode-chain triggering SCR circuits for ESD protection , 2000 .

[6]  R. Gaertner,et al.  From the ESD robustness of products to the system ESD robustness , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  M. Sawada,et al.  Extreme voltage and current overshoots in HV snapback devices during HBM ESD stress , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.

[8]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[9]  Kathleen Muhonen,et al.  Characterization and simulation of real-world cable discharge events , 2009, 2009 31st EOS/ESD Symposium.

[10]  Vladislav A. Vashchenko,et al.  Physical Limitations of Semiconductor Devices , 2008 .

[11]  G. Groeseneken,et al.  On-wafer human metal model measurements for system-level ESD analysis , 2009, 2009 31st EOS/ESD Symposium.

[12]  B. Baird,et al.  Snapback Breakdown Dynamics and ESD Susceptibility of LDMOS , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[13]  Sorgeloos Bart,et al.  On-chip ESD protection with improved high holding current SCR (HHISCR) achieving IEC 8kV contact system level , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.