Analysis of on-chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects

This work presents a new and computationally efficient performance optimization technique for distributed RLC interconnects based on a rigorous delay computation scheme. The new optimization technique has been employed to analyze the impact of line inductance on the circuit behaviour and to illustrate the implications of technology scaling on wire inductance. It is shown that reduction in the driver capacitance and output resistance with scaling makes deep submicron (DSM) designs increasingly susceptible to inductance effects. Also, the impact of inductance variations on performance has been quantified. Additionally, the impact of the wire inductance on catastrophic logic failures and IC reliability issues have been analyzed.

[1]  Jacob K. White,et al.  FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  N. Rohrer.  A 480MHz RISC microprocessor in a 0.12μm Leff CMOS technology with copper interconnections , 1998 .

[3]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[4]  Mattan Kamon,et al.  FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.

[5]  R.W. Dutton,et al.  Line inductance extraction and modeling in a real chip with power grid , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[6]  S. Wong,et al.  On-chip inductance modeling of VLSI interconnects , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[7]  Nadir Dagli,et al.  A simplified means for computation for interconnect distributed capacitances and inductances , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[9]  Bradley McCredie,et al.  Invited Talk: Long Lossy Lines (L3) and Their Impact Upon Large Chip Performance , 1998 .

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  On thermal effects in deep sub-micron VLSI interconnects , 1999, DAC '99.

[11]  C. Hu.  Gate oxide scaling limits and projection , 1996 .

[12]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Rajendran Panda,et al.  On-chip inductance modeling and analysis , 2000, Proceedings 37th Design Automation Conference.

[14]  Paul W. Coteus,et al.  Frequency-dependent crosstalk simulation for on-chip interconnections , 1999 .

[15]  Albert E. Ruehli,et al.  Dealing with inductance in high-speed chip design , 1999, DAC '99.

[16]  E. E. Davidson,et al.  Long lossy lines (L/sup 3/) and their impact upon large chip performance , 1997 .

[17]  P. Roper,et al.  Full copper wiring in a sub-0.25 /spl mu/m CMOS ULSI technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[18]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Sharad Mehrotra,et al.  Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[20]  John Lillis,et al.  Interconnect Analysis and Synthesis , 1999 .

[21]  Jacob K. White,et al.  Layout techniques for minimizing on-chip interconnect self-inductance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[22]  E. E. Davidson,et al.  Long lossy lines (L/sup 3/) and their impact upon large chip performance , 1997, Proceedings. 1998 IEEE Symposium on IC/Package Design Integration (Cat. No.98CB36211).

[23]  Lawrence T. Pileggi,et al.  IC analyses including extracted inductance models , 1999, DAC '99.

[24]  Shen Lin,et al.  Clocktree RLC extraction with efficient inductance modeling , 2000, DATE '00.

[25]  Shen Lin,et al.  Quick on-chip self- and mutual-inductance screen , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[26]  A. E. Ruehii.  Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .

[27]  D. Kramer,et al.  A 480 MHz RISC microprocessor in a 0.12 /spl mu/m L/sub eff/ CMOS technology with copper interconnects , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[28]  Shannon V. Morton,et al.  On-chip inductance issues in multiconductor systems , 1999, DAC '99.