A New Approach for Combined Demosaicking and Watermarking in Digital Camera Pipeline

This paper presents a new method for performing combined demosaicking and watermarking (CDW). First, a mosaic image from a single-sensor digital camera is set as input. While an edge-directed interpolation is being performed, a new approach for watermarking is used simultaneously. Combining these two processes will lead in economizing in both time and power, which play a substantial role in digital camera pipeline. Implementations are done by MATLAB 7.3.0.

[1]  J. Fridrich,et al.  Secure Digital Camera , 2004 .

[2]  S. Mohanty,et al.  A VLSI Architecture for Visible Watermarking in a Secure Still Digital Camera ( S 2 DC ) Design , 2005 .

[3]  Graham A. Jullien,et al.  CMOS image sensor with watermarking capabilities , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Yücel Altunbasak,et al.  Color plane interpolation using alternating projections , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[5]  Andreas Uhl,et al.  Watermarking of Raw Digital Images in Camera Firmware , 2010, IPSJ Trans. Comput. Vis. Appl..

[6]  Saraju P. Mohanty,et al.  A VLSI architecture for visible watermarking in a secure still digital camera (S/sup 2/DC) design (Corrected)* , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Saraju P. Mohanty,et al.  A dual voltage-frequency VLSI chip for image watermarking in DCT domain , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  R. Lukac,et al.  Camera Image Watermark Transfer by Demosaicking , 2006, Proceedings ELMAR 2006.

[9]  Mauro Barni,et al.  Watermarking Systems Engineering (Signal Processing and Communications, 21) , 2004 .

[10]  Rajeev Ramanath,et al.  New Methods In Bayer Demosaicking Algorithms , 2007 .

[11]  R.W. Schafer,et al.  Demosaicking: color filter array interpolation , 2005, IEEE Signal Processing Magazine.

[12]  Lei Tian,et al.  Secure images captured by digital camera , 2006, 2006 Digest of Technical Papers International Conference on Consumer Electronics.

[13]  Saraju P. Mohanty,et al.  VLSI architecture and chip for combined invisible robust and fragile watermarking , 2007, IET Comput. Digit. Tech..