A wideband and low power dual-band ASK transceiver for intra/inter-chip communication

An energy-efficient dual-band ASK transceiver for intra/inter-chip communication is proposed in this paper. The transmitter is implemented with two coupled VCOs which have two modes and generate two carrier frequencies (75 GHz/85 GHz) with low power consumption. Meanwhile, the receiver consists of a wideband LNA, an envelope detector and output buffer. The LNA has a peak gain of 27 dB at 86 GHz, a bandwidth of 28 GHz from 65 GHz to 93 GHz and a power consumption of 7 mW. Intra-chip communication channels are implemented by on-chip transmission lines. Prototype ASK transceiver is fabricated in TSMC 65 nm CMOS process with an area of 0.42 mm2. A spectrum and transient measurements show the bandwidth achieves up to 8 GHz with a power consumption of 13 mW.

[1]  M. Fujishima,et al.  19.2mW 2Gbps CMOS pulse receiver for 60GHz band wireless communication , 2008, 2008 IEEE Symposium on VLSI Circuits.

[2]  Kosuke Katayama,et al.  135 GHz 98 mW 10 Gbps ASK transmitter and receiver chipset in 40 nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[3]  Ali M. Niknejad,et al.  A 4-Port-Inductor-Based VCO Coupling Method for Phase Noise Reduction , 2010, IEEE Journal of Solid-State Circuits.

[4]  Ehsan Afshari,et al.  A Distributed Dual-Band LC Oscillator Based on Mode Switching , 2011, IEEE Transactions on Microwave Theory and Techniques.

[5]  Shunli Ma,et al.  High-speed and low-power 2.5D I/O circuits for memory-logic-integration by through-silicon interposer , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).

[6]  Jason Cong,et al.  A 60GHz on-chip RF-Interconnect with λ/4 coupler for 5Gbps bi-directional communication and multi-drop arbitration , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[7]  Hao Yu,et al.  Reliable 3-D Clock-Tree Synthesis Considering Nonlinear Capacitive TSV Model With Electrical–Thermal–Mechanical Coupling , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Ryuichi Fujimoto,et al.  A 120 GHz / 140 GHz dual-channel ASK receiver using standard 65 nm CMOS technology , 2011, 2011 6th European Microwave Integrated Circuit Conference.

[9]  Michael Bucher,et al.  A 4.3 GB/s Mobile Memory Interface With Power-Efficient Bandwidth Scaling , 2010, IEEE Journal of Solid-State Circuits.

[10]  Jason Cong,et al.  An 8.4Gb/s 2.5pJ/b mobile memory I/O interface using simultaneous bidirectional Dual (Base+RF) band signaling , 2011, 2011 IEEE International Solid-State Circuits Conference.

[11]  Jason Cong,et al.  Power reduction of CMP communication networks via RF-interconnects , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[12]  Mau-Chung Frank Chang,et al.  A simultaneous tri-band on-chip RF-interconnect for future network-on-chip , 2009, 2009 Symposium on VLSI Circuits.

[13]  W. L. Chan,et al.  A 60GHz-band 1V 11.5dBm power amplifier with 11% PAE in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.