Ultra Low Power Booth Multiplier Using Asynchronous Logic

Asynchronous logic shows promising applicability in ASIC design due to its potentially low power and high robustness properties. For deep submicron technologies the static power is becoming very significant and many applications require that this power component to be reduced. A new logic called Positive Feedback Charge Sharing Logic (PFCSL) is proposed, which reduces both dynamic and especially static power and also could be implemented with asynchronous logic. This new logic combines adiabatic logic with charge sharing technology avoiding the penalty of power clock generator. A novel 16-by-16-bit Radix-4 Booth Multiplier is built based on PFCSL and implemented in 45nm technology. We achieve around 30% reduction in dynamic power and 60% in static power respectively compared to the same design being implemented using static dual-rail logic. Also, the area of the multiplier is significantly smaller.

[1]  Giuseppe Iannaccone,et al.  Variations of the Power Dissipation in Adiabatic Logic Gates , 2011 .

[2]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[3]  Marios C. Papaefthymiou,et al.  Implementing and evaluating adiabatic arithmetic units , 1996, Proceedings of Custom Integrated Circuits Conference.

[4]  Massoud Pedram,et al.  BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Meng-Chou Chang,et al.  Handshaking quasi-adiabatic logic , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[6]  Milos D. Ercegovac,et al.  High-performance low-power left-to-right array multiplier design , 2005, IEEE Transactions on Computers.

[7]  Vishwani D. Agrawal,et al.  Variable Input Delay CMOS Logic for Low Power Design , 2009, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Kwen-Siong Chong,et al.  A micropower low-voltage multiplier with reduced spurious switching , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Izzet Kale,et al.  Asynchronous, quasi-Adiabatic (Asynchrobatic) logic for low-power very wide data width applications , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  K.J. Kuhn,et al.  Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[12]  D. H. Jacobsohn,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[13]  Kaushik Roy,et al.  Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation , 2010, IEEE Journal of Solid-State Circuits.

[14]  Yuan-Sun Chu,et al.  A Low-Power Multiplier With the Spurious Power Suppression Technique , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Karl Fant.  Logically Determined Design: Clockless System Design with NULL Convention Logic , 2005 .

[16]  Sani R. Nassif,et al.  Characterizing Process Variation in Nanometer CMOS , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[17]  Zhi-Wei Chen,et al.  Low-cost low-power bypassing-based multiplier design , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.