Ground bounce in digital VLSI circuits

This paper is concerned with the analysis and optimization of the ground bounce in digital CMOS circuits. First, an analytical method for calculating the ground bounce is presented. The proposed method relies on accurate models of the short-channel MOS device and the chip-package interface parasitics. Next the effect of ground bounce on the propagation delay and the optimum tapering factor of a multistage buffer is discussed and a mathematical relationship for total propagation delay in the presence of the ground bounce is obtained. Effect of an on-chip decoupling capacitor on the ground bounce waveform and circuit speed is analyzed next and a closed form expression for the peak value of the differential-mode component of the ground bounce in terms of the on-chip decoupling capacitor is provided. Finally, a design methodology for controlling the switching times of the output drivers to minimize the ground bounce is presented.

[1]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[2]  S. R. Vemuru.  Effects of simultaneous switching noise on the tapered buffer design , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[3]  A. Tuszynski,et al.  CMOS tapered buffer , 1990 .

[4]  Wei-Chung Cheng,et al.  Simultaneous switching noise analysis and low-bounce buffer design , 1998 .

[5]  J. S. Neely,et al.  Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[6]  J. L. Prince,et al.  Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .

[7]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[8]  Oh-Kyong Kwon,et al.  A new analytic model of simultaneous switching noise in CMOS systems , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[9]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  J. L. Prince,et al.  Effect of CMOS driver loading conditions on simultaneous switching noise , 1994 .

[11]  S. R. Vemuru,et al.  Accurate simultaneous switching noise estimation including velocity-saturation effects , 1996 .

[12]  Eby G. Friedman,et al.  Delay and power expressions characterizing a CMOS inverter driving an RLC load , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[13]  Malgorzata Marek-Sadowska,et al.  Clock skew optimization for ground bounce control , 1996, Proceedings of International Conference on Computer Aided Design.

[14]  R. Evans.  Effects of losses on signals in PWB's , 1992, [1992 Proceedings] Electrical Performance of Electronic Packaging.

[15]  Massoud Pedram,et al.  Power conscious CAD tools and methodologies: a perspective , 1995, Proc. IEEE.

[16]  T. Gabara,et al.  Capacitive coupling and quantized feedback applied to conventional CMOS technology , 1996, Proceedings of Custom Integrated Circuits Conference.

[17]  Alexander Chatzigeorgiou,et al.  Modeling CMOS gates driving RC interconnect loads , 2001 .