The Amulet chips: Architectural development for asynchronous microprocessors

During the 1990s a series of asynchronous microprocessors based on the ARM architecture was developed at the University of Manchester. The objective was to demonstrate that it was feasible to implement a commercial architecture with asynchronous logic and that certain advantages could be gained from a self-timed processor. By carrying these designs through to silicon it was demonstrated that processors, caches and whole systems-on-chip could be built without clocks and could perform competitively with ‘conventional’, synchronous systems.

[1]  Steven M. Burns,et al.  The design of an asynchronous microprocessor , 1989, CARN.

[2]  Alice Wang,et al.  Adaptive Techniques for Dynamic Processor Optimization: Theory and Practice , 2008 .

[3]  William John Bainbridge,et al.  Asynchronous macrocell interconnect using MARBLE , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[4]  Jim D. Garside,et al.  The AMULET2e cache system , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[5]  Jim D. Garside,et al.  A result forwarding mechanism for asynchronous pipelined systems , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[6]  Alice Wang,et al.  Adaptive Techniques for Dynamic Processor Optimization , 2008 .