Keeping hot chips cool
暂无分享,去创建一个
[1] S. Kosonocky,et al. Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..
[2] Vivek De,et al. Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs , 2001, ISLPED '01.
[3] Suhwan Kim,et al. Low-power circuits and technology for wireless digital systems , 2003, IBM J. Res. Dev..
[4] Louise Trevillyan,et al. An integrated environment for technology closure of deep-submicron IC designs , 2004, IEEE Design & Test of Computers.
[5] Dennis Sylvester,et al. Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[6] Suhwan Kim,et al. Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, ISLPED '03.
[7] John M. Cohn,et al. Managing power and performance for System-on-Chip designs using Voltage Islands , 2002, ICCAD 2002.
[8] Leon Stok,et al. Minimizing power with flexible voltage islands , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[9] S. Nassif,et al. Delay variability: sources, impacts and trends , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).