Performing Stateful Logic on Memristor Memory

This brief proposes a circuit structure that performs a stateful logic operation on memristor memory based on a nanocrossbar. Through analysis and comparison of multiple schemes, achievable circuit condition is demonstrated, and the feasibility of the duplication operation is proved. The proposed circuit structure provides the memory with the function of in situ logic operation and thus can potentially reduce the amount of memory accessing actions and provide a possible solution to the memory wall problem.

[1]  Uri C. Weiser,et al.  TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  D. B. Strukov,et al.  Programmable CMOS/Memristor Threshold Logic , 2013, IEEE Transactions on Nanotechnology.

[3]  Sally A. McKee,et al.  Hitting the memory wall: implications of the obvious , 1995, CARN.

[4]  E. Lehtonen,et al.  Applications and limitations of memristive implication logic , 2012, 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.

[5]  Garret S. Rose.  Exploiting memristive device behavior for emerging digital logic and memory applications , 2012, 2012 IEEE International SOC Conference.

[6]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[7]  Yusuf Leblebici,et al.  Multiterminal Memristive Nanowire Devices for Logic and Memory Applications: A Review , 2012, Proceedings of the IEEE.

[8]  Baker Mohammad,et al.  Robust Hybrid Memristor-CMOS Memory: Modeling and Design , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Sung-Mo Kang,et al.  Stateful logic pipeline architecture , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[10]  D.R. Stewart,et al.  Demultiplexers for Nanoelectronics Constructed From Nonlinear Tunneling Resistors , 2007, IEEE Transactions on Nanotechnology.

[11]  Sung-Mo Kang,et al.  Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Maya Gokhale,et al.  Processing in Memory: The Terasys Massively Parallel PIM Array , 1995, Computer.

[13]  T.G. Noll,et al.  Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[14]  P. Mazumder,et al.  Self-Controlled Writing and Erasing in a Memristor Crossbar Memory , 2011, IEEE Transactions on Nanotechnology.

[15]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .