Low-Power Carry Look-Ahead Adder with Multi-Threshold Voltage CMOS Technology

Multi-threshold CMOS (MTCMOS) technology provides the transistors that have low-, normal-, and high-threshold voltage. This paper describes a low-power carry look-ahead adder with MTCMOS technology. While the low-threshold voltage transistors are used to reduce the propagation delay time in the critical path, the high-threshold voltage transistors are used to reduce the power consumption in the shortest path. Comparing with the conventional CMOS circuit, the circuit is achieved to reduce the power consumption by 14.71% and the power-delay-product by 16.11%. This circuit is designed with Samsung 0.35 um CMOS process. The validity and effectiveness are verified through the HSPICE simulation.

[1]  Kuo-Hsing Cheng,et al.  64-Bit High-Performance Power-Aware Conditional Carry Adder Design , 2005, IEICE Trans. Electron..

[2]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[3]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[4]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[5]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[6]  Jang Hee Kang,et al.  Design of a low power CVSL full adder using low-swing technique , 2004, 2004 IEEE International Conference on Semiconductor Electronics.

[7]  Mohamed I. Elmasry,et al.  Circuit techniques for CMOS low-power high-performance multipliers , 1996 .

[8]  Abdoul Rjoub,et al.  Low-power domino logic multiplier using low-swing technique , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).