Modeling the Independent Double Gate Transistor in Accumulation Regime for 1TDRAM Application

This paper details the modeling of a one-transistor dynamic random-access memory (1TDRAM) based on an independent double-gate device. A pseudo-2-D compact model of memory operations and dynamic behavior of data retention is proposed. The physical mechanisms involved are calculated through the accumulated charge in the body modulated by quantum effects related to thin silicon films. The resulting currents from programming operations are detailed. We consider current leakages, generation/recombination, and band-to-band tunneling parasitic effects for data retention.

[1]  C. Hu,et al.  Lucky-electron model of channel hot-electron injection in MOSFET'S , 1984 .

[2]  K. Ng,et al.  The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.

[3]  M.A. Alam,et al.  Scaling Limits of Double-Gate and Surround-Gate Z-RAM Cells , 2007, IEEE Transactions on Electron Devices.

[4]  P. Woerlee,et al.  A simple model for quantisation effects in heavily-doped silicon MOSFETs at inversion conditions , 1994 .

[5]  Chenming Hu,et al.  Hot-electron-induced photon and photocarrier generation in Silicon MOSFET's , 1984, IEEE Transactions on Electron Devices.

[6]  William Liu,et al.  MOSFET Models for SPICE Simulation: Including BSIM3v3 and BSIM4 , 2001 .

[7]  Mansun Chan,et al.  BSIM5 MOSFET Model , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[8]  R. Ranica,et al.  Further insight into the physics and modeling of floating-body capacitorless DRAMs , 2005, IEEE Transactions on Electron Devices.

[9]  Y. Taur,et al.  A continuous, analytic drain-current model for DG MOSFETs , 2004 .

[10]  Saturation Drain Current analytical modeling of Single Gate Fully Depleted SOI or SON MOSFETs in the Quasi Ballistic Regime of Transport , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[11]  R. Bouchakour,et al.  Temperature and drain voltage dependence of gate-induced drain leakage , 2004 .

[12]  C. Sah,et al.  Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors☆ , 1966 .

[13]  C. T. Nguyen,et al.  Parasitic bipolar gain in fully depleted n-channel SOI MOSFET's , 1994 .

[14]  R. Bouchakour,et al.  A new floating gate compact model applied to flash memory cell , 2003 .

[15]  J. Jomaah,et al.  An explicit analytical charge-based model of undoped independent double gate MOSFET , 2006 .

[16]  Philippe Flatresse.  Etude du comportement physique et électrique de dispositifs 0. 2 µm en technologie silicium sur isolant , 1999 .

[17]  D. Munteanu,et al.  Quantum short-channel compact modeling of drain-current in double-gate MOSFET , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..

[18]  T. Chan,et al.  Subbreakdown drain leakage current in MOSFET , 1987, IEEE Electron Device Letters.

[19]  Sorin Cristoloveanu,et al.  Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects , 2007 .

[20]  C. Tavernier,et al.  On the validity of the effective mass approximation and the Luttinger k.p model in fully depleted SOI MOSFETs , 2009 .

[21]  P. Chang,et al.  Floating Body Cell with Independently-Controlled Double Gates for High Density Memory , 2006, 2006 International Electron Devices Meeting.