High-performance adaptive hybrid wireless NoC architecture based on improved congestion measurement

In view of the high energy consumption and latency problem due to multi-hop wired links between distant cores of traditional large-scale Network-on-Chip, a virtual torus-based adaptive wireless NoC architecture has been proposed when analyzing the existing several wireless NoC architectures. By not only adopting the automatic detection and dynamic bandwidth allocation mechanism to hot wireless link based on the sensing parameter for improved congestion measurement, but also designing the Dynamic Allocation Control Circuit Module (DACCM) for transmitter, the intra-chip topology and link bandwidth could be adaptively adjusted as different traffic patterns. Experimental results show that the proposed architecture has more significant latency improvement and energy saving under different traffic patterns or real application such benchmark as FFT.

[1]  David W. Matolak,et al.  Energy-efficient adaptive wireless NoCs architecture , 2013, 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS).

[2]  Chifeng Wang,et al.  A Wireless Network-on-Chip Design for Multicore Platforms , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[3]  Jason Cong,et al.  A scalable micro wireless interconnect structure for CMPs , 2009, MobiCom '09.

[4]  Partha Pratim Pande,et al.  Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects , 2013, IEEE Transactions on Computers.

[5]  Yingtao Jiang,et al.  On an Overlaid Hybrid Wire/Wireless Interconnection Architecture for Network-on-chip , 2014 .

[6]  Christof Teuscher,et al.  Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems , 2011, IEEE Transactions on Computers.

[7]  Zhen Zhang,et al.  Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC , 2012, IEICE Trans. Electron..

[8]  Chifeng Wang,et al.  Design and Analysis of a Mesh-based Wireless Network-on-Chip , 2012, PDP.

[9]  Andrew B. Kahng,et al.  ORION 2.0: A Power-Area Simulator for Interconnection Networks , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Amin M. Abbosh,et al.  Wireless intrachip/interchip interconnections utilising tapered slot antennas for ultra-large-scale integration technology , 2010, APMC 2010.

[11]  Yi Wang,et al.  SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip , 2008, IEEE Transactions on Computers.

[12]  S. F. Mahmoud,et al.  Characteristics of a New Carbon Nanotube Antenna Structure With Enhanced Radiation in the Sub-Terahertz Range , 2012, IEEE Transactions on Nanotechnology.

[13]  Ning Wu,et al.  Modeling and Simulation of Intra-Chip Wireless Propagation Channels for Hybrid WiNoC , 2013 .