H2ONoC: A Hybrid Optical–Electronic NoC Based on Hybrid Topology

Next-generation chip multiprocessors will require communication performance levels that cannot be achieved by traditional electronic ON-chip interconnects. Silicon photonics has recently emerged as a promising alternative to handle future communication needs thanks to the ultrahigh bandwidth and low power consumption. Optical networks-on-chip (ONoCs) are affected by insertion loss and crosstalk noise effects, which constrain the network scalability and impact the power consumption. This paper proposes a hybrid electronic/photonic, hybrid-topology ONoC (H2ONoC), based on a novel architecture aimed at mitigating the above effects. This paper provides a thorough description of the H2ONoC architectures as well as an experimental evaluation based on both synthetic benchmarks and real-world applications. Compared with hybrid mesh- and torus-based network-on-chip architectures, H2ONoC achieves, respectively, 13% and 18% less insertion loss, 32% and 8% less energy consumption under synthetic traffic, 74% and 14% less energy consumption with real applications, as well as better SNR when the system size scales up.

[1]  K. Iga,et al.  Surface-emitting laser-its birth and generation of new optoelectronics field , 2000, IEEE Journal of Selected Topics in Quantum Electronics.

[2]  S. Chu,et al.  Microring resonator arrays for VLSI photonics , 2000, IEEE Photonics Technology Letters.

[3]  Li-Shiuan Peh,et al.  High-level power analysis for on-chip networks , 2004, CASES '04.

[4]  F. Ellinger,et al.  A 100-mW 4/spl times/10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects , 2005, IEEE Journal of Solid-State Circuits.

[5]  F. Xia,et al.  Ultra-compact high order ring resonator filters using submicron silicon photonic wires for on-chip optical interconnects. , 2007, Optics express.

[6]  P. Dumon,et al.  Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. , 2007, Optics letters.

[7]  F. Xia,et al.  Ultracompact optical buffers on a silicon chip , 2007 .

[8]  G. Masini,et al.  A 1550nm, 10Gbps monolithic optical receiver in 130nm CMOS with integrated Ge waveguide photodetector , 2007, 2007 4th IEEE International Conference on Group IV Photonics.

[9]  Benjamin G. Lee,et al.  On the Design of a 4 × 4 Nonblocking Nanophotonic Switch for Photonic Networks on Chip , 2007 .

[10]  G. Masini,et al.  A Four-Channel, 10 Gbps Monolithic Optical Receiver In 130nm CMOS With Integrated Ge Waveguide Photodetectors , 2007, OFC/NFOEC 2007 - 2007 Conference on Optical Fiber Communication and the National Fiber Optic Engineers Conference.

[11]  M. Horowitz,et al.  A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.

[12]  Nikil D. Dutt,et al.  ORB: An on-chip optical ring bus communication architecture for multi-processor systems-on-chip , 2008, 2008 Asia and South Pacific Design Automation Conference.

[13]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[14]  Benjamin G. Lee,et al.  All-Optical Comb Switch for Multiwavelength Message Routing in Silicon Photonic Networks , 2008, IEEE Photonics Technology Letters.

[15]  Christopher Batten,et al.  Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[16]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[17]  Yu Zhang,et al.  Firefly: illuminating future network-on-chip with nanophotonics , 2009, ISCA '09.

[18]  Wei Zhang,et al.  A Hierarchical Hybrid Optical-Electronic Network-on-Chip , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[19]  N. Feng,et al.  Low loss silicon waveguides for application of optical interconnects , 2010, IEEE Photonics Society Summer Topicals 2010.

[20]  Gilbert Hendry,et al.  Architectural Exploration of Chip-Scale Photonic Interconnection Network Designs Using Physical-Layer Analysis , 2010, Journal of Lightwave Technology.

[21]  Xi Chen,et al.  Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication , 2011, JETC.

[22]  Wei Zhang,et al.  A NoC Traffic Suite Based on Real Applications , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[23]  Luca P. Carloni,et al.  Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Pedro López,et al.  A New Family of Hybrid Topologies for Large-Scale Interconnection Networks , 2012, 2012 IEEE 11th International Symposium on Network Computing and Applications.

[25]  Wei Zhang,et al.  A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip , 2012, JETC.

[26]  Wei Zhang,et al.  Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Kai Feng,et al.  A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip , 2013, Microprocess. Microsystems.

[28]  S. Pasricha,et al.  METEOR: Hybrid photonic ring-mesh network-on-chip for multicore architectures , 2014, ACM Trans. Embed. Comput. Syst..

[29]  Wei Zhang,et al.  Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Qi Li,et al.  Scaling Silicon Photonic Switch Fabrics for Data Center Interconnection Networks References and Links Programmable Wavelength Locking and Routing in a Silicon-photonic Interconnection Network , 2022 .

[31]  Zhe Wang,et al.  Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[32]  Rabi N. Mahapatra,et al.  A Multilayered Design Approach for Efficient Hybrid 3D Photonics Network-on-chip , 2015, ACM Great Lakes Symposium on VLSI.

[33]  Edoardo Fusella,et al.  On the Design of a Path-Setup Architecture for Exploiting Hybrid Photonic-Electronic NoCs , 2015, 2015 Workshop on Exploiting Silicon Photonics for Energy-Efficient High Performance Computing.

[34]  Edoardo Fusella,et al.  Crosstalk-Aware Automated Mapping for Optical Networks-on-Chip , 2016, ACM Trans. Embed. Comput. Syst..

[35]  Edoardo Fusella,et al.  Lighting Up On-Chip Communications with Photonics: Design Tradeoffs for Optical NoC Architectures , 2016, IEEE Circuits and Systems Magazine.

[36]  Edoardo Fusella,et al.  Design automation for application-specific on-chip interconnects: A survey , 2016, Integr..

[37]  Edoardo Fusella,et al.  PhoNoCMap: An application mapping tool for photonic networks-on-chip , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).