MO deling and DE sign of Reliable, process variation-aware Nanoelectronic devices, circuits and systems

[1]  X. Chen,et al.  A cost effective 32nm high-K/ metal gate CMOS technology for low power applications with single-metal/gate-first process , 2008, 2008 Symposium on VLSI Technology.

[2]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[3]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[4]  Kevin J. Nowka,et al.  Adaptive MTCMOS for dynamic leakage and frequency control using variable footer strength , 2005, Proceedings 2005 IEEE International SOC Conference.

[5]  Mohamed I. Elmasry,et al.  Design and optimization of multithreshold CMOS (MTCMOS) circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Michael Fulde.  Variation Aware Analog and Mixed-Signal Circuit Design in Emerging Multi-Gate CMOS Technologies , 2009 .

[7]  Joseph L. Mundy,et al.  Designing Nanoscale Logic Circuits Based on Markov Random Fields , 2007, J. Electron. Test..

[8]  Antonio Calomarde,et al.  Turtle Logic: A new probabilistic design methodology of nanoscale digital circuits , 2010 .

[9]  Christoph Werner,et al.  A test concept for circuit level aging demonstrated by a differential amplifier , 2010, 2010 IEEE International Reliability Physics Symposium.

[10]  Joseph L. Mundy,et al.  Designing logic circuits for probabilistic computation in the presence of noise , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[11]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[12]  Sergio Gómez,et al.  New redundant logic design concept for high noise and low voltage scenarios , 2011, Microelectron. J..