Field Programmable DSP Arrays - A Novel Reconfigurable Architecture for Efficient Realization of Digital Signal Processing Functions

Digital Signal Processing functions are widely used in real time high speed applications. Those functions are generally implemented either on ASICs with inflexibility, or on FPGAs with bottlenecks of relatively smaller utilization factor or lower speed compared to ASIC. The proposed reconfigurable DSP processor is redolent to FPGA, but with basic fixed Common Modules (CMs) (like adders, subtractors, multipliers, scaling units, shifters) instead of CLBs. This paper introduces the development of a reconfigurable DSP processor that integrates different filter and transform functions. The switching between DSP functions is occurred by reconfiguring the interconnection between CMs. Validation of the proposed reconfigurable architecture has been achieved on Virtex5 FPGA. The architecture provides sufficient amount of flexibility, parallelism and scalability.

[1]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[2]  G. A Theory for Multiresolution Signal Decomposition : The Wavelet Representation , 2004 .

[3]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[4]  T. Nishitani,et al.  VLSI architectures for discrete wavelet transforms , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Quentin F. Stout,et al.  Reconfigurable SIMD massively parallel computers , 1991 .

[6]  Wei Li,et al.  A VLSI architecture for discrete wavelet transform , 1996, Proceedings of 3rd IEEE International Conference on Image Processing.

[7]  Ali Al-Haj Fast Discrete Wavelet Transformation Using FPGAs and Distributed Arithmetic , 2003 .

[8]  Ketan Mayer-Patel,et al.  Exploiting temporal parallelism for software-only video effects processing , 1998, MULTIMEDIA '98.

[9]  A. Sinha,et al.  A novel architecture of a re-configurable parallel DSP processor , 2005, The 3rd International IEEE-NEWCAS Conference, 2005..

[10]  Paul J. M. Havinga,et al.  Mapping of DSP Algorithms on Field Programmable Function Arrays , 2000, FPL.

[11]  Markus Weinhardt,et al.  PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.

[12]  F. Taylor An analysis of the distributed arithmetic digital filter , 1986, IEEE Trans. Acoust. Speech Signal Process..

[13]  Swapan Kumar Samaddar A generalized architecture for linear transform , 2013 .

[14]  V. Di Lecce,et al.  A VLSI implementation of a novel bit-serial butterfly processor for FFT , 1991 .

[15]  B. Lee A new algorithm to compute the discrete cosine Transform , 1984 .

[16]  Howard Jay Siegel,et al.  PASM: A Partitionable SIMD/MIMD System for Image Processing and Pattern Recognition , 1981, IEEE Transactions on Computers.

[17]  Earl E. Swartzlander,et al.  DCT Implementation with Distributed Arithmetic , 2001, IEEE Trans. Computers.

[18]  Waleed Fakhr,et al.  An efficient implementation of the 1D DCT using FPGA technology , 2004, Proceedings. 11th IEEE International Conference and Workshop on the Engineering of Computer-Based Systems, 2004..