A Test Generation Framework for Quantum Cellular Automata Circuits

In this paper, we present a test generation framework for quantum cellular automata (QCA) circuits. QCA is a nanotechnology that has attracted recent significant attention and shows promise as a viable future technology. This work is motivated by the fact that the stuck-at fault test set of a circuit is not guaranteed to detect all defects that can occur in its QCA implementation. We show how to generate additional test vectors to supplement the stuck-at fault test set to guarantee that all simulated defects in the QCA gates get detected. Since nanotechnologies will be dominated by interconnects, we also target bridging faults on QCA interconnects. The efficacy of our framework is established through its application to QCA implementations of MCNC and ISCAS'85 benchmarks that use majority gates as primitives

[1]  Snider,et al.  Digital logic gate using quantum-Dot cellular automata , 1999, Science.

[2]  C. Lent,et al.  Quantum‐Dot Cellular Automata at a Molecular Scale , 2002 .

[3]  F. Lombardi,et al.  Testing of quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[4]  C. Lent,et al.  Demonstration of a six-dot quantum cellular automata system , 1998 .

[5]  Dong Sam Ha,et al.  AN EFFICIENT, FORWARD FAULT SIMULATION ALGORITHM BASED ON THE PARALLEL PATTERN SINGLE FAULT PROPAGAT , 1991, 1991, Proceedings. International Test Conference.

[6]  Robert K. Brayton,et al.  Combinational test generation using satisfiability , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  C. Lent,et al.  Clocking of molecular quantum-dot cellular automata , 2001 .

[8]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[9]  Mehdi Baradaran Tahoori,et al.  Defects and faults in quantum cellular automata at nano scale , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[10]  T.J. Dysart,et al.  > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < 1 , 2001 .

[11]  Tracy Larrabee,et al.  Test pattern generation using Boolean satisfiability , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  P. D. Tougaw,et al.  A device architecture for computing with quantum dots , 1997, Proc. IEEE.

[13]  P. D. Tougaw,et al.  Logical devices implemented using quantum cellular automata , 1994 .

[14]  Michael T. Niemier,et al.  Logic in wire: using quantum dots to implement a microprocessor , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[15]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[16]  Mehdi Baradaran Tahoori,et al.  Quantum cellular automata: new defects and faults for new devices , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[17]  G.A. Jullien,et al.  High Level Exploration of Quantum-Dot Cellular Automata (QCA) , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[18]  Rui Zhang,et al.  Synthesis of majority and minority networks and its applications to QCA, TPL and SET based nanotechnologies , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[19]  T. J. Fountain,et al.  A memory design in QCAs using the SQUARES formalism , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[20]  Robert K. Brayton,et al.  Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[21]  Parag K. Lala,et al.  Multiple Fault Detection in Fan-Out Free Circuits Using Minimal Single Fault Test Set , 1996, IEEE Trans. Computers.

[22]  G.A. Jullien,et al.  A method of majority logic reduction for quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[23]  Joseph L. A. Hughes.  Multiple fault detection using single fault test sets , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Niraj K. Jha,et al.  Testing of Digital Systems , 2003 .

[25]  John Lach,et al.  Modeling QCA for area minimization in logic synthesis , 2003, GLSVLSI '03.

[26]  Paul Beckett,et al.  Towards nanocomputer architecture , 2002 .

[27]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.