FPGA Based Accelerator for Simulated Annealing with Greedy Perturbations
暂无分享,去创建一个
[1] Jonathan Rose,et al. Temperature measurement of simulated annealing placements , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[2] André DeHon,et al. Hardware-assisted simulated annealing with application for fast FPGA placement , 2003, FPGA '03.
[3] Ehl Emile Aarts,et al. Simulated annealing and Boltzmann machines , 2003 .
[4] Russell Tessier. Frontier: A Fast Placement System for FPGAs , 1999, VLSI.
[5] Frank Vahid,et al. A quantitative analysis of the speedup factors of FPGAs over processors , 2004, FPGA '04.
[6] A. Sangiovanni-Vincentelli,et al. The TimberWolf placement and routing package , 1985, IEEE Journal of Solid-State Circuits.
[7] Jarrod A. Roy,et al. Unification of partitioning, placement and floorplanning , 2004, ICCAD 2004.
[8] Sungho Kim,et al. An evaluation of parallel simulated annealing strategies with application to standard cell placement , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Steve R. White,et al. Trading accuracy for speed in parallel simulated annealing with simultaneous moves , 2000, Parallel Comput..
[10] Ricardo Augusto da Luz Reis,et al. Improving simulated annealing placement by applying random and greedy mixed perturbations [IC layout] , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..
[11] Sadiq M. Sait,et al. Fuzzy aggregating functions for multiobjective VLSI placement , 2002, 2002 IEEE World Congress on Computational Intelligence. 2002 IEEE International Conference on Fuzzy Systems. FUZZ-IEEE'02. Proceedings (Cat. No.02CH37291).