Analysis of Bus-Invert coding in the presence of correlations
暂无分享,去创建一个
[1] Naresh R. Shanbhag,et al. Coding for systern-on-chip networks: a unified framework , 2004, Proceedings. 41st Design Automation Conference, 2004..
[2] Jan M. Rabaey,et al. Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[3] Rung-Bin Lin,et al. Theoretical analysis of bus-invert coding , 2002, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).
[4] Alberto García Ortiz,et al. Partial Bus-Invert Bus Encoding Schemes for Low-Power DSP Systems Considering Inter-wire Capacitance , 2006, PATMOS.
[5] Rung-Bin Lin,et al. Inter-Wire Coupling Reduction Analysis of Bus-Invert Coding , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[7] Gerald E. Sobelman,et al. Optimality of Bus-Invert Coding , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[8] Olivier Sentieys,et al. Designing Efficient Codecs for Bus-Invert Berger Code for Fully Asymmetric Communication , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.