Analysis of Bus-Invert coding in the presence of correlations

The selection of the right low-power coding technique during the design of the interconnect architecture has a high potential. However, it requires the analysis and evaluation to be performed at high-levels of abstraction. Closed formulas to quantify the power reduction achieved by each low-power code are therefore highly desirable. Using a simplified Dual Bit Type model for the underlying signals, the current work provides closed formulas for calculating the transition activity of correlated DSP signals encoded with the Bus-Invert technique. It considers the effect of the temporal and spatial correlation present in typical DSP signals. The accuracy of the proposed formulas is validated with extensive simulations at the bit level.

[1]  Naresh R. Shanbhag,et al.  Coding for systern-on-chip networks: a unified framework , 2004, Proceedings. 41st Design Automation Conference, 2004..

[2]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Rung-Bin Lin,et al.  Theoretical analysis of bus-invert coding , 2002, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[4]  Alberto García Ortiz,et al.  Partial Bus-Invert Bus Encoding Schemes for Low-Power DSP Systems Considering Inter-wire Capacitance , 2006, PATMOS.

[5]  Rung-Bin Lin,et al.  Inter-Wire Coupling Reduction Analysis of Bus-Invert Coding , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Gerald E. Sobelman,et al.  Optimality of Bus-Invert Coding , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Olivier Sentieys,et al.  Designing Efficient Codecs for Bus-Invert Berger Code for Fully Asymmetric Communication , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.