A Model for Predicting On-Current Degradation Caused by Drain-Avalanche Hot Carriers in Low-Temperature Polysilicon Thin-Film Transistors

A model for predicting on-current degradation caused by drain-avalanche hot carriers in NMOS low-temperature polysilicon thin-film transistors (TFTs) is described. The amount of trapped charge caused by hot-carrier stress was estimated by using a model describing the lightly doped drain region as an imaginary TFT, and it was found that the amount of trapped charge saturates as voltage-stress time passes. Moreover, the on-resistance increase caused by the trapped charge could be expressed as a function of voltage-stress time (t) , stress drain current (Id_str), and stress drain voltage (Vd_str), i.e., DeltaRon = Id_str exp(-beta/ Vd_str) AtB. This function can be used to predict the on-current degradation of TFTs after a long time for various gate lengths, operation voltages, and crystallinities of polysilicon.

[1]  J. R. Ayres,et al.  Analysis of Drain Field and Hot Carrier Stability of Poly-Si Thin Film Transistors , 1998 .

[2]  Yukiharu Uraoka,et al.  Hot Carrier Effects in Low-Temperature Polysilicon Thin-Film Transistors , 2001 .

[3]  G. Kamarinos,et al.  An analytical hot-carrier induced degradation model in polysilicon TFTs , 2005, IEEE Transactions on Electron Devices.

[4]  R. Carluccio,et al.  Determination of hot-carrier induced interface state density in polycrystalline silicon thin-film transistors , 1998 .

[5]  Thomas M. Brown,et al.  Determination of the concentration of hot-carrier-induced bulk defects in laser-recrystallized polysilicon thin film transistors , 2000 .

[6]  Degradation in Low-Temperature Poly-Si Thin Film Transistors Depending on Grain Boundaries , 2005 .

[7]  Luigi Mariucci,et al.  Hot carrier-induced degradation of gate overlapped lightly doped drain (GOLDD) polysilicon TFTs , 2002 .

[8]  Takeo Shiba,et al.  12.4: Late-News Paper: Selectively Enlarging Laser Crystallization Technology for High and Uniform Performance Poly-Si TFTs , 2002 .

[9]  Shojiro Asai,et al.  Submicrometer MOSFET structure for minimizing hot-carrier generation , 1982 .

[10]  H. Tango,et al.  Hot-carrier-induced degradation of threshold voltage and transconductance in n-channel LDD and SD poly-Si TFTs , 2002 .

[11]  L. Mariucci,et al.  Hot-carrier-induced degradation of LDD polysilicon TFTs , 2006, IEEE Transactions on Electron Devices.

[12]  T. Shiba,et al.  A new model for device degradation in low-temperature N-channel polycrystalline silicon TFTs under AC stress , 2004, IEEE Transactions on Electron Devices.

[13]  Mechanism of on-current and off-current instabilities under electrical stress in polycrystalline silicon thin-film transistors , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[14]  M. Takei,et al.  Experimental evidence of grain-boundary related hot-carrier degradation mechanism in low-temperature poly-Si thin-film-transistors , 2003, IEEE International Electron Devices Meeting 2003.

[15]  Performance of poly-Si TFTs fabricated by SELAX , 2004, IEEE Transactions on Electron Devices.