LOOPLock: Logic Optimization-Based Cyclic Logic Locking

SAT Attack, CycSAT, and Removal Attack have demonstrated their abilities to break most existing logic locking methods. In this article, we propose a new cyclic logic locking method to invalidate these attacks simultaneously. Our main intention is to create noncombinational cycles to lock a circuit. Specifically, the noncombinational behavior in the noncombinational cycles that is unobservable at the primary outputs (POs) needs to be preserved when the correct key-vector is fed to resist CycSAT, and the noncombinational behavior in the noncombinational cycles affecting POs needs to be preserved when the incorrect key-vector is fed to invalidate SAT Attack. Furthermore, some nodes will be removed when applying our locking method, which is able to defend Removal Attack. The experimental results show the effectiveness and low area overhead of the proposed method.

[1]  Ankur Srivastava,et al.  Mitigating SAT Attack on Logic Locking , 2016, CHES.

[2]  Hai Zhou,et al.  A comparative investigation of approximate attacks on logic encryptions , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[3]  Yung-Chih Chen,et al.  Fast Node Merging With Don't Cares Using Logic Implications , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Hai Zhou,et al.  CycSAT: SAT-based attack on cyclic logic encryptions , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[5]  Nilanjan Mukherjee,et al.  Hardware Protection via Logic Locking Test Points , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Jeyavijayan Rajendran,et al.  Security analysis of Anti-SAT , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[7]  Hai Zhou,et al.  BeSAT: behavioral SAT-based attack on cyclic logic encryption , 2019, ASP-DAC.

[8]  Ankur Srivastava,et al.  TimingSAT: Timing Profile Embedded SAT Attack , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  Meng Li,et al.  Cyclic Obfuscation for Creating SAT-Unresolvable Circuits , 2017, ACM Great Lakes Symposium on VLSI.

[10]  Jeyavijayan Rajendran,et al.  Removal Attacks on Logic Locking and Camouflaging Techniques , 2020, IEEE Transactions on Emerging Topics in Computing.

[11]  Ankur Srivastava,et al.  Delay locking: Security enhancement of logic locking against IC counterfeiting and overproduction , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Anirban Sengupta,et al.  Security of Functionally Obfuscated DSP Core Against Removal Attack Using SHA-512 Based Key Encryption Hardware , 2019, IEEE Access.

[13]  Ulf Schlichtmann,et al.  TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Hai Zhou,et al.  CycSAT-unresolvable cyclic logic encryption using unreachable states , 2019, ASP-DAC.

[15]  Hai Zhou,et al.  Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Hai Zhou,et al.  Double DIP: Re-Evaluating Security of Logic Encryption Algorithms , 2017, ACM Great Lakes Symposium on VLSI.

[17]  Ozgur Sinanoglu,et al.  SARLock: SAT attack resistant logic locking , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[18]  Jeyavijayan Rajendran,et al.  Provably-Secure Logic Locking: From Theory To Practice , 2017, CCS.

[19]  Hai Zhou,et al.  SigAttack: New High-level SAT-based Attack on Logic Encryptions , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[20]  Avesta Sasan,et al.  SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks , 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst..

[21]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[22]  Jarrod A. Roy,et al.  Ending Piracy of Integrated Circuits , 2010, Computer.

[23]  Avesta Sasan,et al.  SRCLock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware , 2018, ACM Great Lakes Symposium on VLSI.

[24]  Hai Zhou,et al.  SAT-based bit-flipping attack on logic encryptions , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[25]  Yung-Chih Chen,et al.  Synthesis and verification of cyclic combinational circuits , 2015, 2015 28th IEEE International System-on-Chip Conference (SOCC).

[26]  Meng Li,et al.  AppSAT: Approximately deobfuscating integrated circuits , 2017, 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).